1995 Index

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

This index covers all technical items - papers, correspondence, reviews, tc. - that appeared in this periodical during 1995, and items from previous ears that were commented upon or corrected in 1995

The Author Index contains the primary entry for each item, listed under ne first author's name, and cross-references from all coauthors. The Subject ndex contains several entries for each item under appropriate subject headngs, and subject cross-references.

It is always necessary to refer to the primary entry in the Author Index for ne exact title, coauthors, and comments/corrections.

AUTHOR INDEX

arts, E.H.L., see Verhaegh, W.F.J., T-CAD Aug 95 945-960 Abd-El-Barr, M., see Yanbing Xu, T-CAD May 95 613-622 Aditya, A.K., see Yanbing Xu, 1-CAD May 95 613-622
Aditya, A.K., see Krishna, G.H.R., T-CAD Jul 95 803-814
Agarwal, V.K., see Lambidonis, D., T-CAD Aug 95 1037-1044
Agrawal, V.D., see Heragu, K., T-CAD May 95 590-596
Agrawal, V.D., see Chakradhar, S.T., T-CAD Jun 95 728-739
Agrawal, V.D., see Heragu, K., T-CAD Aug 95 1037
Agrawal, V.D., see Kanjilal, S., T-CAD Sep 95 1115-1127
Agrawal, V.D., and S.T. Chakradhar. Combinational ATPG theorems for identifying untestable faults in sequential circuits: T-CAD Sep 95

identifying untestable faults in sequential circuits; T-CAD Sep 95 1155-1160

Agrawal, V.D., see Kanjilal, S., T-CAD Oct 95 1268-1276

Alpert, C.J., T.C. Hu, J.H. Huang, A.B. Kahng, and D. Karger. Prim-Dijkstra tradeoffs for improved performance-driven routing tree design; T-CAD Jul 95 890-896

Alpert, C.J., and A.B. Kahng. Multiway partitioning via geometric embeddings, orderings, and dynamic programming; *T-CAD Nov 95* 1342-1358

Ashar, P., and S. Malik. Functional timing analysis using ATPG; T-CAD Aug 95 1025-1030

Ashar, P., S. Dey, and S. Malik. Exploiting multicycle false paths in the performance optimization of sequential logic circuits; T-CAD Sep 95 1067-1075

Ashar, P., see Raghunathan, A., T-CAD Nov 95 1408-1414

Banerjee, S., see Krishna, G.H.R., T-CAD Jul 95 803-814
 Becker, B., R. Drechsler, and P. Molitor. On the generation of area-time optimal testable adders; T-CAD Sep 95 1049-1066

Bhasker, J., see Dhodhi, M.K., T-CAD Aug 95 934-944

3hatia, D., see Kagaris, D., T-CAD Sep 95 1160-1171

3hattacharya, D., see Stanion, R.T., T-CAD Dec 95 1516-1525

3oese, K.D., A Kahng, B., B.A. McCoy, and G. Robins. Near-optimal critical sink routing tree constructions; T-CAD Dec 95 1417-1436

Bova, S., and G. Carey. A Taylor-Galerkin finite element method for the hydrodynamic semiconductor equations; T-CAD Dec 95 1437-1444 Brauer, E.J., and S.-M. Kang. An algorithm for functional verification of

digital ECL circuits; T-CAD Dec 95 1546-1556 Brayton, R.K., see Lam, W.K., T-CAD Jan 95 32-44

Brayton, R.K., see Lavagno, L., T-CAD Jan 95 45-60 Breuer, M.A., see Lempel, M., T-CAD May 95 554-566

Breuer, M.A., see Narayanan, S., T-CAD Jun 95 750-765 Breuer, M.A., see Lee, K.-J., T-CAD Dec 95 1445-1458
Brockman, J.B., and S.W. Director. The schema-based approach to

workflow management; T-CAD Oct 95 1257-1267

Brodersen, R.W., see Chandrakasan, A.P., T-CAD Jan 95 12-31 Brodersen, R.W., see Srivastava, M., T-CAD Jun 95 676-693 Bushnell, M.L., see Heragu, K., T-CAD May 95 590-596 Bushnell, M.L., see Heragu, K., T-CAD Aug 95 1037

Camposano, R., see Meyer, W., T-CAD Oct 95 1241-1256 Carey, G., see Bova, S., T-CAD Dec 95 1437-1444 Carley, L.R., see Maulik, P.C., T-CAD Apr 95 401-412

Carlson, B.S., see Chen, C.Y.R., T-CAD Jul 95 896-903

Carlson, B.S., and Suh-Juch Lee. Delay optimization of digital CMOS VLSI circuits by transistor reordering; T-CAD Oct 95 1183-1192 Carlson, B.S., see Qinghong Wu, T-CAD Nov 95 1359-1369

Catthoor, F., see Geurts, W., T-CAD Jan 95 1-11

Chakrabarti, N.B., see Krishna, G.H.R., T-CAD Jul 95 803-814 Chakradhar, S.T., M.A. Iyer, and V.D. Agrawal. Energy models for delay testing; T-CAD Jun 95 728-739

Chakradhar, S.T., see Kanjilal, S., T-CAD Sep 95 1115-1127 Chakradhar, S.T., see Agrawal, V.D., T-CAD Sep 95 1155-1160 Chakradhar, S.T., see Kanjilal, S., T-CAD Oct 95 1268-1276

Chandrakasan, A.P., M. Potkonjak, R. Mehra, J. Rabaey, and R.W. Brodersen. Optimizing power using transformations; T-CAD Jan 95 12-31

Chang, C.-H., E.S. Davidson, and K.A. Sakallah. Maximum rate single-phase clocking of a closed pipeline including wave pipelining, stoppability, and startability; T-CAD Dec 95 1526-1545

Chang Jau-Shien, see Jau-Shien Chang, T-CAD Nov 95 1370-1378 Chang Lin Hung, see Ming-Huei Shieh, T-CAD Sep 95 1098-1103

Chatterjee, A., C.F. Machala, III, and Ping Yang. A submicron DC MOSFET model for simulation of analog circuits; T-CAD Oct 95 1193-1207

Chaudhary, K., see Onozawa, A., T-CAD Jun 95 707-719

Chaudhary, K., and M. Pedram. Computing the area versus delay trade-off

curves in technology mapping; *T-CAD Dec 95* 1480-1489 Chau-Shen Chen, Yu-Wen Tsay, TingTing Hwang, A.C.H. Wu, and Youn-Long Lin. Combining technology mapping and placement for

delay-minimization in FPGA designs; *T-CAD Sep 95* 1076-1084

Chen, C.Y.R., C.Y. Hou, and B.S. Carlson. A preprocessor for improving channel routing hierarchical pin permutation; T-CAD Jul 95 896-903

Chen, C.Y.R., and C.Y. Hou. A pin permutation algorithm for improving over-the-cell channel routing; *T-CAD Aug 95* 1030-1037

Chen, C.Y.R., see Qinghong Wu, *T-CAD Nov 95* 1359-1369

Chen, J., and A.T. Yang. STYLE: a statistical design approach based on

nonparametric performance macromodeling; T-CAD Jul 95 794-802

Chen Chau-Shen, see Chau-Shen Chen, T-CAD Sep 95 1076-1084 Chen Chen-Jung, see Chen-Jung Chen, T-CAD Feb 95 173-185

Chen Ching-Dong, see Ching-Dong Chen, T-CAD Mar 95 371-374 Cheng Chung-Kuan, see Ching-Wei Yeh, T-CAD Feb 95 145-153 Cheng Chung-Kuan, see Ching-Wei Yeh, T-CAD Feb 95 154-162

Cheng Chung-Kuan, see Lung-Tien Liu, T-CAD May 95 623-630

Cheng Chung-Kuan, see So-Zen Yao, T-CAD Apr 95 523-526 Cheng Chung-Kuan, see Nan-Chi Chou, T-CAD Sep 95 1085-1092

Cheng Kwang-Ting, see Entrena, L.A., T-CAD Jul 95 909-916 Cheng-Wen Wu, see Yih-Lang Li, T-CAD Jun 95 740-749

Chen-Jung Chen, and Wu-Shiung Feng. Relaxation-based transient sensitivity computations for MOSFET circuits; T-CAD Feb 95 173-185

Chen-Liang Fang, and Wen-Ben Jone. Timing optimization by gate resizing and critical path identification; T-CAD Feb 95 201-217

Chen-Shang Lin, see Jau-Shien Chang, T-CAD Nov 95 1370-1378
Ching-Dong Chen, Yuh-Sheng Lee, A.C.-H. Wu, and Youn-Long Lin.
TRACER-fpga: a router for RAM-based FPGA's; T-CAD Mar 95 371-374

Ching-Wei Yeh, Chung-Kuan Cheng, and T.-T.Y. Lin. Optimization by iterative improvement: an experimental evaluation on two-way partitioning; T-CAD Feb 95 145-153

Ching-Wei Yeh, Chung-Kuan Cheng, and T.-T.Y. Lin. Circuit clustering using a stochastic flow injection method; T-CAD Feb 95 154-162

Ching-Wei Yeh. On the acceleration of flow-oriented circuit clustering; T-CAD Oct 95 1305-1308

Ching-Yi Wang, and K.K. Parhi. High-level DSP synthesis using concurrent transformations, scheduling, and allocation; T-CAD Mar 95 274-295

Chin-Long Wey, Shoba Krishnan, and S. Sahli. Test generation and concurrent error detection in current-mode A/D converters; T-CAD Oct 95 1291-1298

Chiprout, E., and M.S. Nakhla. Analysis of interconnect networks using complex frequency hopping (CFH); T-CAD Feb 95 186-200

Chi-Wang Shu, see Jerome, J.W., T-CAD Aug 95 917-923
Chi-Yuan Lo, see So-Zen Yao, T-CAD Apr 95 523-526
Cho Seonghun, see Seonghun Cho, T-CAD Jul 95 903-909
Choudhury, U., and A. Sangiovanni-Vincentelli. Automatic generation of

analytical models for interconnect capacitances; *T-CAD Apr 95* 470-480 Chou Nan-Chi, see Nan-Chi Chou, *T-CAD Sep 95* 1085-1092

Chuang Weitong, see Weitong Chuang, T-CAD Mar 95 308-320 Chuang Weitong, see Lee, T., T-CAD May 95 596-603 Chung-Kuan Cheng, see Ching-Wei Yeh, T-CAD Feb 95 145-153

Chung-Kuan Cheng, see Ching-Wei Yeh, T-CAD Feb 95 154-162 Chung-Kuan Cheng, see Lung-Tien Liu, T-CAD May 95 623-630 Chung-Kuan Cheng, see So-Zen Yao, T-CAD Apr 95 523-526 Chung-Kuan Cheng, see Nan-Chi Chou, T-CAD Sep 95 1085-1092 Chung Moon Jung, see Moon Jung Chung, T-CAD Mar 95 296-307 Cong Jason, see Kei-Yong Khoo, T-CAD Oct 95 1277-1290 Courtois, B., see Kolarik, V., T-CAD May 95 607-612

Dai Wei-Jin, see Nan-Chi Chou, T-CAD Sep 95 1085-1092 Daly, J.C., see Jien-Chung Lo, T-CAD Nov 95 1402-1407 Damiani, M., J.C.-Y. Yang, and G. De Micheli. Optimization of

combinational logic circuits based on compatible gates; T-CAD Nov 95

Davidson, E.S., see Chang, C.-H., T-CAD Dec 95 1526-1545 Deen, M.J., see Zhixin Yan, T-CAD Feb 95 167-172 De Man, H., see Geurts, W., T-CAD Jan 95 1-11

De Micheli, G., see Damiani, M., T-CAD Nov 95 1316-1327

De Micheli, G., see Damiani, M., T-CAD Nov 95 1316-1327

Despain, A.M., see Ing-Jer Huang, T-CAD Jun 95 663-675

Devadas, S., see Shen, A., T-CAD Jan 95 87-95

Devadas, S., see Lin, B., T-CAD May 95 974-985

Dey, S., see Potkonjak, M., T-CAD May 95 531-546

Dey, S., see Ashar, P., T-CAD Sep 95 1067-1075

Dey, S., see Potkonjak, M., T-CAD Sep 95 1141-1154

Dharchoudhury, A., and S.M. Kang. Worst-case analysis and optimization of VLSI circuit performances; T-CAD Apr 95 481-492

Dhodbi, M.K., E.H., Hielscher, R.H., Storer, and J., Rhasker, Datapath

Dhodhi, M.K., F.H. Hielscher, R.H. Storer, and J. Bhasker. Datapath synthesis using a problem-space genetic algorithm; T-CAD Aug 95

Dill, D.L., see Nowick, S.M., T-CAD Aug 95 986-997 Director, S.W., see Brockman, J.B., T-CAD Oct 95 1257-1267 Director, S.W., see Krishna, K., T-CAD Dec 95 1557-1568 Drechsler, R., see Becker, B., T-CAD Sep 95 1049-1066 Dutt, D., see So-Zen Yao, T-CAD Apr 95 523-526

Eickhoff, K .- M., and W.L. Engl. Levelized incomplete LU factorization and its application to large-scale circuit simulation; T-CAD Jun 95 720-727

El Gamal, A., see Hwang, L.J., T-CAD Jan 95 96-106 El-Maleh, A.H., and J. Rajski. Delay-fault testability preservation of the concurrent decomposition and factorization transformations; T-CAD May 95 582-590

Elmasry, M.I., see Obrecht, M.S., T-CAD Apr 95 447-458 Engl, W.L., see Eickhoff, K.-M., T-CAD Jun 95 720-727

Entrena, L.A., and Kwang-Ting Cheng. Combinational and sequential logic optimization by redundancy addition and removal; T-CAD Jul 95 909-916

F

Fang Chen-Liang, see Chen-Liang Fang, T-CAD Feb 95 201-217

Fang Wen, see Wen Fang, T-CAD Apr 95 510-518

Fares, M., and B. Kaminska. FPAD: a fuzzy nonlinear programming approach to analog circuit design; T-CAD Jul 95 785-793
Feldmann, P., and R.W. Freund. Efficient linear circuit analysis by Pade

approximation via the Lanczos process; T-CAD May 95 639-649

Feng Wu-Shiung, see Chen-Jung Chen, T-CAD Feb 95 173-185

Fino, M.H., J.E. Franca, and A. Steiger-Garcao. Automatic symbolic analysis of switched-capacitor filtering networks using signal flow graphs; T-CAD Jul 95 858-867

Franca, J.E., see Fino, M.H., T-CAD Jul 95 858-867 Freund, R.W., see Feldmann, P., T-CAD May 95 639-649

Fuchs, K. Synthesis for path delay fault testability via tautology-based untestability identification and factorization; T-CAD Dec 95 1470-1479 Fuchs, W.K., see Lee, T., T-CAD May 95 596-603

Fujinaga, M., I. Tottori, T. Kunikiyo, T. Uchida, N. Kotani, and K. Tsukamoto. 3-D numerical modeling of thermal flow for insulating thin film using surface diffusion; T-CAD May 95 631-638

Gajski, D.D., see Vahid, F., T-CAD Jun 95 694-706 Gala, M., D. Ross, K. Watson, B. Vasudevan, and P. Utama. Built-in self test for C-testable ILA's; T-CAD Nov 95 1388-1398

Geurts, W., F. Catthoor, and H. De Man. Quadratic zeroprogramming-based synthesis of application-specific data paths; T-C Jan 95 1-11

Ghosh, A., see Shen, A., T-CAD Jan 95 87-95 Gong, J.J., and Kwok-Shing Leung. Optimal wiresizing under Elmore dec model; T-CAD Mar 95 321-336

Graham, M.G., J.J. Paulos, and D.W. Nychka. Template-based MOSF device model; T-CAD Aug 95 924-933

Green, M.M., and A.N. Willson, Jr. An algorithm for identifying unsta operating points using SPICE; T-CAD Mar 95 360-370

Guerrieri, R., see Wong, A.K., T-CAD Oct 95 1231-1240 Gu Jun, see Jun Gu, T-CAD Aug 95 961-973

Gupta, R., see Lee, K.-J., T-CAD Dec 95 1445-1458 Gupta, S.K., see Lempel, M., T-CAD May 95 554-566

Haddad, G.I., see Mohan, S., T-CAD Jun 95 653-662 Hajj, I.N., see Weitong Chuang, T-CAD Mar 95 308-320

Hajj, I.N., see Lee, T., T-CAD May 95 596-603 Hajj, I.N., see Kriplani, H., T-CAD Aug 95 998-1012

Halama, S., C. Pichler, G. Rieger, G. Schrom, T. Simlinger, and S. Selberho VISTA-user interface, task level, and tool integration; T-CAD Oct 1208-1222

Hazelhurst, S., and C.-J.H. Seger. A simple theorem prover based symbolic trajectory evaluation and BDD's; T-CAD Apr 95 413-422

Heasell, E.L., see Obrecht, M.S., T-CAD Apr 95 447-458

Her, T.W., and D.F. Wong. On over-the-cell channel routing with orientations consideration; T-CAD Jun 95 766-772

Her, T.W., Ting-Chi Wang, and D.F. Wong. Performance-driven channel assignment algorithms; T-CAD Jul 95 849-857

Heragu, K., V.D. Agrawal, and M.L. Bushnell. Fault coverage estimation test vector sampling; T-CAD May 95 590-596

Heragu, K., V.D. Agrawal, and M.L. Bushnell. Correction to "Fault covera estimation by test vector sampling" (May 95 590-596); T-CAD Aug

1037 Hielscher, F.H., see Dhodhi, M.K., T-CAD Aug 95 934-944 Hou, C.Y., see Chen, C.Y.R., T-CAD Jul 95 896-903 Hou, C.Y., see Chen, C.Y.R., T-CAD Aug 95 1030-1037 Hu, T.C., see Lung-Tien Liu, T-CAD May 95 623-630 Hu, T.C., see Alpert, C.J., T-CAD Jul 95 890-896 Huang, J.H., see Alpert, C.J., T-CAD Jul 95 890-896

Huang Ing-Jer, see Ing-Jer Huang, T-CAD Jun 95 663-675 Hung Chang Lin, see Ming-Huei Shieh, T-CAD Sep 95 1098-1103

Hwang, L.J., and A. El Gamal. Min-cut replication in partitioned networ. T-CAD Jan 95 96-106

Hwang TingTing, see Chau-Shen Chen, T-CAD Sep 95 1076-1084

Ieong Mei-Kei, see Ting-Wei Tang, T-CAD Nov 95 1309-1315

Ing-Jer Huang, and A.M. Despain. Synthesis of application speci instruction sets; T-CAD Jun 95 663-675

Iniguez, B., and E.G. Moreno. Development of a C∞-continuous small-sign model for a MOS transistor in normal operation; T-CAD Feb 95 163-1 Ito, A. A voltage dependent capacitance model including effects

manufacturing process variabilities on voltage coefficients; T-CAD S 95 1093-1097 Ivanov, A., see Lambidonis, D., T-CAD Aug 95 1037-1044

Iyer, M.A., see Chakradhar, S.T., T-CAD Jun 95 728-739

Jason Cong, see Kei-Yong Khoo, T-CAD Oct 95 1277-1290

Jau-Shien Chang, and Chen-Shang Lin. Test set compaction combinational circuits; T-CAD Nov 95 1370-1378

Jeong-Taek Kong, and D. Overhauser. Methods to improve digital Modern Company of the C

macromodel accuracy; T-CAD Jul 95 868-881

Jerome, J.W., and Chi-Wang Shu. Transport effects and characteristic mod in the modeling and simulation of submicron devices; T-CAD Aug

Jien-Chung Lo, J.C. Daly, and M. Nicolaidis. A strongly code disjo built-in current sensor for strongly fault-secure static CMOS realization T-CAD Nov 95 1402-1407

Jone Wen-Ben, see Chen-Liang Fang, T-CAD Feb 95 201-217 Jone Wen-Ben, see Wen-Ben Jone, T-CAD Mar 95 374-384

Jung Chung Moon, see Moon Jung Chung, T-CAD Mar 95 296-307 Jun Gu, and R. Puri. Asynchronous circuit synthesis with Boole satisfiability; T-CAD Aug 95 961-973 K

Kagaris, D., S. Tragoudas, and D. Bhatia. Pseudo-exhaustive built-in TPG for sequential circuits; T-CAD Sep 95 1160-1171 Kahng, A.B., see Alpert, C.J., T-CAD Jul 95 890-896

Kahng, A.B., see Alpert, C.J., T-CAD Nov 95 1342-1358

Kahng, A, B., see Boese, K.D., T-CAD Dec 95 1417-1436

Kajihara, S., I. Pomeranz, K. Kinoshita, and S.M. Reddy. Cost-effective generation of minimal test sets for stuck-at faults in combinational logic circuits; T-CAD Dec 95 1496-1504

Kam, T., and P.A. Subrahmanyam. Comparing layouts with HDL models: a

formal verification technique; *T-CAD Apr 95* 503-509 **Kaminska, B.**, see Fares, M., *T-CAD Jul 95* 785-793

Kang, S.M., see Dharchoudhury, A., T-CAD Apr 95 481-492

Kang, S.M., see Sriram, M., T-CAD Aug 95 1013-1024 Kang, S.-M., see Brauer, E.J., T-CAD Dec 95 1546-1556

Kanjilal, S., S.T. Chakradhar, and V.D. Agrawal. Test function embedding algorithms with application to interconnected finite state machines; T-CAD Sep 95 1115-1127

Kanjilal, S., S.T. Chakradhar, and V.D. Agrawal. A partition and resynthesis approach to testable design of large circuits; T-CAD Oct 95 1268-1276

Kao Wen-Chung, see Wen-Chung Kao, T-CAD Mar 95 337-348

Karger, D., see Alpert, C.J., T-CAD Jul 95 890-896

Kaser, O. On squashing hierarchical designs ~VLS; T-CAD Nov 95 1398-1402

Kayssi, A.I., and K.A. Sakallah. Timing models for gallium arsenide direct-coupled FET logic circuits; T-CAD Mar 95 384-393

Ke, W., and P.R. Menon. Delay-testable implementations of symmetric functions; T-CAD Jun 95 772-775

Kei-Yong Khoo, and Jason Cong. An efficient multilayer MCM router based on four-via routing; T-CAD Oct 95 1277-1290

Keutzer, K., see Lavagno, L., T-CAD Jan 95 61-86

Keutzer, K., L. Lavagno, and A. Sangiovanni-Vincentelli. Synthesis for testability techniques for asynchronous circuits; T-CAD Dec 95 1569-1577

Ke Wuudiann, see Wuudiann Ke, T-CAD May 95 576-582 Khoo Kei-Yong, see Kei-Yong Khoo, T-CAD Oct 95 1277-1290

Kim Sangchul, see Moon Jung Chung, T-CAD Mar 95 296-307 Kinoshita, K., see Kajihara, S., T-CAD Dec 95 1496-1504 Kolarik, V., S. Mir, M. Lubaszewski, and B. Courtois. Analog checkers with

absolute and relative tolerances; T-CAD May 95 607-612 Kong Jeong-Taek, see Jeong-Taek Kong, T-CAD Jul 95 868-881

Korst, J.H.M., see Verhaegh, W.F.J., T-CAD Aug 95 945-960 Kotani, N., see Fujinaga, M., T-CAD May 95 631-638

Kriplani, H., F.N. Najm, and I.N. Hajj. Pattern independent maximum current estimation in power and ground buses of CMOS VLSI circuits: Algorithms, signal correlations, and their resolution; T-CAD Aug 95

Krishna, G.H.R., A.K. Aditya, N.B. Chakrabarti, and S. Banerjee. Finite element analysis of SiGe heterojunction devices; T-CAD Jul 95 803-814

Krishna, K., and S.W. Director. The linearized performance penalty (LPP) method for optimization of parametric yield and its reliability; T-CAD Dec 95 1557-1568

Krishnan Shoba, see Chin-Long Wey, T-CAD Oct 95 1291-1298 Kuh, E.S., see Onozawa, A., T-CAD Jun 95 707-719

Kunikiyo, T., see Fujinaga, M., T-CAD May 95 631-638 Kuo Ming-Ter, see Lung-Tien Liu, T-CAD May 95 623-630

Kwang-Ting Cheng, see Entrena, L.A., T-CAD Jul 95 909-916 Kwok-Shing Leung, see Gong, J.J., T-CAD Mar 95 321-336

Lam, W.K., A. Saldanha, R.K. Brayton, and A.L. Sangiovanni-Vincentelli. Delay fault coverage, test set size, and performance trade-offs; T-CAD Jan 95 32-44

Lambidonis, D., A. Ivanov, and V.K. Agarwal. Fast signature computation for BIST linear compactors; *T-CAD Aug 95* 1037-1044

Lavagno, L., C.W. Moon, R.K. Brayton, and A.L. Sangiovanni-Vincentelli. An efficient heuristic procedure for solving the state assignment problem for event-based specifications; T-CAD Jan 95 45-60

Lavagno, L., K. Keutzer, and A.L. Sangiovanni-Vincentelli. Synthesis of hazard-free asynchronous circuits with bounded wire delays; T-CAD Jan 95 61-86

Lavagno, L., see Keutzer, K., T-CAD Dec 95 1569-1577

Law, M.E. Grid adaption near moving boundaries in two dimensions for IC process simulation; T-CAD Oct 95 1223-1230

Lee, K.-J., C.-N. Wang, R. Gupta, and M.A. Breuer. An integrated system for assigning signal flow directions to CMOS transistors; T-CAD Dec 95

1445-1458 Lee, T., Weitong Chuang, I.N. Hajj, and W.K. Fuchs. Circuit-level dictionaries of CMOS bridging faults; *T-CAD May 95* 596-603

Lee Soo Young, see Soo Young Lee, T-CAD Sep 95 1128-1140

Lee Suh-Juch, see Carlson, B.S., T-CAD Oct 95 1183-1192

Lee Yuh-Sheng, see Ching-Dong Chen, T-CAD Mar 95 371-374

Lempel, M., S.K. Gupta, and M.A. Breuer. Test embedding with discrete logarithms; T-CAD May 95 554-566

Leung, S.C., and H.F. Li. On the realizability and synthesis of delay-insensitive behaviors; *T-CAD Jul 95* 833-848

Leung Kwok-Shing, see Gong, J.J., T-CAD Mar 95 321-336

Li, H.F., see Leung, S.C., T-CAD Jul 95 833-848

Lin, B., and S. Devadas. Synthesis of hazard-free multilevel logic under multiple-input changes from binary decision diagrams; T-CAD Aug 95

Lin, T.-T.Y., see Ching-Wei Yeh, T-CAD Feb 95 145-153

Lin, T.-T.Y., see Ching-Wei Yeh, T-CAD Feb 95 154-162

Lin Chen-Shang, see Jau-Shien Chang, T-CAD Nov 95 1370-1378

Lindelof, R., see Nan-Chi Chou, T-CAD Sep 95 1085-1092

Lin Hung Chang, see Ming-Huei Shieh, T-CAD Sep 95 1098-1103

Lin Youn-Long, see Ching-Dong Chen, T-CAD Mar 95 371-374 Lin Youn-Long, see Yu-Wen Tsay, T-CAD Mar 95 393-397

Lin Youn-Long, see Chau-Shen Chen, T-CAD Sep 95 1076-1084 Lippens, P.E.R., see Verhaegh, W.F.J., T-CAD Aug 95 945-960

Liu, C.L., see Peichen Pan, T-CAD Jan 95 123-132

Liu, E., and A. Sangiovanni-Vincentelli. Verification of Nyquist data converters using behavioral simulation; T-CAD Apr 95 493-502

Liu Lung-Tien, see Lung-Tien Liu, T-CAD May 95 623-630 Liu Lung-Tien, see Nan-Chi Chou, T-CAD Sep 95 1085-1092

Li Wing Ning, see Wing Ning Li, T-CAD Apr 95 518-523

Li Yih-Lang, see Yih-Lang Li, T-CAD Jun 95 740-749 Lo Chi-Yuan, see So-Zen Yao, T-CAD Apr 95 523-526

Lo Jien-Chung, see Jien-Chung Lo, T-CAD Nov 95 1402-1407 Lubaszewski, M., see Kolarik, V., T-CAD May 95 607-612 Lung-Tien Liu, Ming-Ter Kuo, Chung-Kuan Cheng, and T.C. Hu. A replication cut for two-way partitioning; T-CAD May 95 623-630

Lung-Tien Liu, see Nan-Chi Chou, T-CAD Sep 95 1085-1092 Lursinsap, C., see Raghavendra, V., T-CAD Sep 95 1171-1179

Ma, S.C., and E.J. McCluskey. Open faults in BiCMOS gates; T-CAD May 95 567-575

Machala, C.F., III, see Chatterjee, A., T-CAD Oct 95 1193-1207 Makris, C.A., see Toumazou, C., T-CAD Feb 95 218-238

Makris, C.A., and C. Toumazou. Analog IC design automation. II. Automated circuit correction by qualitative reasoning; *T-CAD Feb 95* 239-254 **Malavasi, E.,** and D. Pandini. Optimum CMOS stack generation with analog

constraints; T-CAD Jan 95 107-122

Malik, S., see Ashar, P., T-CAD Aug 95 1025-1030 Malik, S., see Ashar, P., T-CAD Sep 95 1067-1075 Malik, S., see Raghunathan, A., T-CAD Nov 95 1408-1414

Maly, W., and Y. Zorian. Guest editorial [intro. to the special issue on 12th IEEE VLSI Test Symposium]; T-CAD May 95 529-530

Mamontov, Y.V., and M. Willander. Accounting thermal noise in mathematical models of quasi-homogeneous regions in silicon devices; T-CAD Jul 95 815-823

Manku, T., see Salim, A., T-CAD Apr 95 464-469 Marek-Sadowska, M., and M. Sarrafzadeh. The crossing distribution problem ~IC layou; T-CAD Apr 95 423-433

Maulik, P.C., L.R. Carley, and R.A. Rutenbar. Integer programming based topology selection of cell-level analog circuits; T-CAD Apr 95 401-412

Maxwell, P.C. Reductions in quality caused by uneven fault coverage of different areas of an integrated circuit; T-CAD May 95 603-607

Mazumder, P., see Mohan, S., T-CAD Jun 95 653-662 McCluskey, E.J., see Ma, S.C., T-CAD May 95 567-575

McCoy, B.A., and G. Robins. Non-tree routing [VLSI layout]; T-CAD Jun 95 780-784

McCoy, B.A., see Boese, K.D., T-CAD Dec 95 1417-1436 McCrosky, C., see Yanbing Xu, T-CAD May 95 613-622

Mehra, R., see Chandrakasan, A.P., T-CAD Jan 95 12-31

Mei-Kei Ieong, see Ting-Wei Tang, T-CAD Nov 95 1309-1315

Menon, P.R., see Wuudiann Ke, T-CAD May 95 576-582

Menon, P.R., see Ke, W., T-CAD Jun 95 772-775

Meyer, W., and R. Camposano. Active timing multilevel fault-simulation with switch-level accuracy; T-CAD Oct 95 1241-1256

Ming-Huei Shieh, and Hung Chang Lin. Modeling hysteretic current-voltage characteristics for resonant tunneling diodes; T-CAD Sep 95 1098-1103

Ming-Ter Kuo, see Lung-Tien Liu, T-CAD May 95 623-630

Mir, S., see Kolarik, V., T-CAD May 95 607-612 Mohan, S., J.P. Sun, P. Mazumder, and G.I. Haddad. Device and circuit simulation of quantum electronic devices; T-CAD Jun 95 653-662

Mokari, M.E., see Wen Fang, T-CAD Apr 95 510-518 Molitor, P., see Becker, B., T-CAD Sep 95 1049-1066

Moon, C.W., see Lavagno, L., T-CAD Jan 95 45-60

Moon Jung Chung, and Sangchul Kim. A path-oriented algorithm for the cell selection problem; T-CAD Mar 95 296-307 Moreno, E.G., see Iniguez, B., T-CAD Feb 95 163-166 Mottet, S., see Pleumeekers, J.L., T-CAD Apr 95 459-463

Nahar, S., see So-Zen Yao, T-CAD Apr 95 523-526

Nair, V.S., see Thornton, M.A., T-CAD Nov 95 1328-1341 Najm, F.N., see Kriplani, H., T-CAD Nau 95 998-1012 Nakajima, K., see Takahashi, K., T-CAD Apr 95 434-446 Nakhla, M.S., see Chiprout, E., T-CAD Feb 95 186-200 Nan-Chi Chou, Lung-Tien Liu, Chung-Kuan Cheng, Wei-Jin Dai, and R. Lindelof. Local ratio cut and set covering partitioning for huge logic emulation systems; *T-CAD Sep 95* 1085-1092 Narayan, S., see Vahid, F., T-CAD Jun 95 694-706 Narayanan, S., and M.A. Breuer. Reconfiguration techniques for a single scan chain; T-CAD Jun 95 750-765 Nathan, A., see Salim, A., T-CAD Apr 95 464-469 Neureuther, A.R., see Wong, A.K., T-CAD Oct 95 1231-1240 Nicolaidis, M., see Jien-Chung Lo, T-CAD Nov 95 1402-1407 Niewczas, M., and A. Wojtasik. Modeling of VLSI RC parasitics based on the network reduction algorithm; *T-CAD Feb 95* 137-144

Ning Li Wing, see Wing Ning Li, *T-CAD Apr 95* 518-523

Nogi, T., see Odanaka, S., *T-CAD Jul 95* 824-832

Nowick, S.M., and D.L. Dill. Exact two-level minimization of hazard-free logic with multiple-input changes; T-CAD Aug 95 986-997 Nychka, D.W., see Graham, M.G., T-CAD Aug 95 924-933

0

Obrecht, M.S., M.I. Elmasry, and E.L. Heasell. TRASIM: compact and efficient two-dimensional transient simulator for arbitrary planar semiconductor devices; *T-CAD Apr 95* 447-458 **Odanaka, S.**, and T. Nogi. Massively parallel computation using a

splitting-up operator method for three-dimensional device simulation; T-CAD Jul 95 824-832

Ogborn, L.L., see Parkhurst, J.R., T-CAD Jul 95 882-889

Onozawa, A., K. Chaudhary, and E.S. Kuh. Performance driven spacing algorithms using attractive and repulsive constraints for submicron LSI's; T-CAD Jun 95 707-719

Overhauser, D., see Jeong-Taek Kong, T-CAD Jul 95 868-881

Pandini, D., see Malavasi, E., T-CAD Jan 95 107-122 Pan Peichen, see Peichen Pan, T-CAD Jan 95 123-132 Papachristou, C.A., see Wen-Ben Jone, T-CAD Mar 95 374-384 Parhi, K.K., see Ching-Yi Wang, T-CAD Mar 95 274-295 Parkhurst, J.R., and L.L. Ogborn. Determining the steady-state output of

nonlinear oscillatory circuits using multiple shooting; T-CAD Jul 95

Parng Tai-Ming, see Wen-Chung Kao, T-CAD Mar 95 337-348

Paulos, J.J., see Graham, M.G., *T-CAD Aug 95* 924-933 Pedram, M., see Chaudhary, K., *T-CAD Dec 95* 1480-1489

Peichen Pan, and C.L. Liu. Area minimization for floorplans; T-CAD Jan 95

Pichler, C., see Halama, S., T-CAD Oct 95 1208-1222
Pilarski, S. Comments on "Test efficiency analysis of random self-test of sequential circuits"; T-CAD Aug 95 1044-1045

Ping Yang, see Chatterjee, A., T-CAD Oct 95 1193-1207 Pleumeekers, J.L., C.M. Simon, and S. Mottet. Investigation into the properties of the explicit method for the resolution of the semiconductor device equations; T-CAD Apr 95 459-463

Pomeranz, I., and S.M. Reddy. On correction of multiple design errors; T-CAD Feb 95 255-264

Pomeranz, I., see Kajihara, S., T-CAD Dec 95 1496-1504 Pomeranz, I., S.M. Reddy, and P. Uppaluri. NEST: A nonenumerative test generation method for path delay faults in combinational circuits; T-CAD Dec 95 1505-1515

Potkonjak, M., see Chandrakasan, A.P., T-CAD Jan 95 12-31

Potkonjak, M., S. Dey, and R.K. Roy. Considering testability at behavioral level: use of transformations for partial scan cost minimization under timing and area constraints; T-CAD May 95 531-546

Potkonjak, M., S. Dey, and R.K. Roy. Behavioral synthesis of area-efficient testable designs using interaction between hardware sharing and partial scan; T-CAD Sep 95 1141-1154

Pradhan, D.K., and J. Saxena. A novel scheme to reduce test application time in circuits with full scan; T-CAD Dec 95 1577-1586

Puri, R., see Jun Gu, T-CAD Aug 95 961-973

0

Qinghong Wu, C.Y.R. Chen, and B.S. Carlson. LILA: layout generation iterative logic arrays; T-CAD Nov 95 1359-1369

Rabaey, J., see Chandrakasan, A.P., T-CAD Jan 95 12-31 Raghavendra, V., and C. Lursinsap. A technique for micro-rollba self-recovery synthesis; T-CAD Sep 95 1171-1179 Raghunathan, A., P. Ashar, and S. Malik. Test generation for cyc combinational circuits; T-CAD Nov 95 1408-1414

Rajaraman, R., and D.F. Wong. Optimum clustering for delay minimizati T-CAD Dec 95 1490-1495

Rajski, J., see El-Malch, A.H., T-CAD May 95 582-590 Reddy, S.M., see Pomeranz, I., T-CAD Feb 95 255-264 Reddy, S.M., see Kajihara, S., T-CAD Dec 95 1496-1504 Reddy, S.M., see Kajihara, S., T-CAD Dec 95 1505-1515 Rieger, G., see Halama, S., T-CAD Oct 95 1208-1222 Robins, G., see McCoy, B.A., T-CAD Jun 95 780-784 Robins, G., see Boese, K.D., T-CAD Dec 95 1417-1436

Roca, M., and A. Rubio. Current testability analysis of feedback bridge faults in CMOS circuits; *T-CAD Oct 95* 1299-1305 **Ross, D.**, see Gala, M., *T-CAD Nov 95* 1388-1398

Roy, R.K., see Potkonjak, M., T-CAD May 95 531-546 Roy, R.K., see Potkonjak, M., T-CAD Sep 95 1141-1154 Rubio, A., see Roca, M., T-CAD Oct 95 1299-1305 Rutenbar, R.A., see Maulik, P.C., T-CAD Apr 95 401-412

Sahli, S., see Chin-Long Wey, T-CAD Oct 95 1291-1298 Sahni, S., see Thanvantri, V., T-CAD Jun 95 775-780 Sahni Sartaj, see Sconghun Cho, T-CAD Jul 95 903-909 Sakallah, K.A., see Kayssi, A.I., T-CAD Mar 95 384-393 Sakallah, K.A., see Chang, C.-H., T-CAD Dec 95 1526-1545 Saldanha, A., see Lam, W.K., T-CAD Jan 95 32-44 Salim, A., T. Manku, and A. Nathan. Modeling of magnetic field sensitive of bipolar magnetotransistors using HSPICE; T-CAD Apr 95 464-469 Saluja, K.K., see Soo Young Lee, T-CAD Sep 95 1128-1140 Sangchul Kim, see Moon Jung Chung, T-CAD Mar 95 296-307

Sangiovanni-Vincentelli, A., see Choudhury, U., T-CAD Apr 95 470-480 Sangiovanni-Vincentelli, A., see Liu, E., T-CAD Apr 95 493-502

Sangiovanni-Vincentelli, A., see Keutzer, K., T-CAD Dec 95 1569-157 Sangiovanni-Vincentelli, A.L., see Lam, W.K., T-CAD Jan 95 32-44 Sangiovanni-Vincentelli, A.L., see Lavagno, L., T-CAD Jan 95 45-60

Sangiovanni-Vincentelli, A.L., see Lavagno, L., T-CAD Jan 95 61-86 Sapatnekar, S.S., see Weitong Chuang, T-CAD Mar 95 308-320 Sarrafzadeh, M., see Marek-Sadowska, M., T-CAD Apr 95 423-433

Sartaj Sahni, see Seonghun Cho, T-CAD Jul 95 903-909 Sato, K., see Takahashi, K., T-CAD Apr 95 434-446

Savir, J. Shrinking wide compressors ~BIS; T-CAD Nov 95 1379-1387

Saxena, J., see Pradhan, D.K., *T-CAD Dec 95* 1577-1586 Schrom, G., see Halama, S., *T-CAD Oct 95* 1208-1222

Sechen, C., see Wern-Jieh Sun, T-CAD Mar 95 349-359 Sechen, C., see Stanion, R.T., T-CAD Dec 95 1516-1525 Seger, C.-J.H., see Hazelhurst, S., T-CAD Apr 95 413-422

Selberherr, S., see Strasser, E., T-CAD Sep 95 1104-1114 Selberherr, S., see Halama, S., T-CAD Oct 95 1208-1222

Seonghun Cho, and Sartaj Sahni. Minimum area joining of compacted cel T-CAD Jul 95 903-909

Shen, A., S. Devadas, and A. Ghosh. Probabilistic manipulation of Boole

functions using free Boolean diagrams; T-CAD Jan 95 87-95 Shieh Ming-Huei, see Ming-Huei Shieh, T-CAD Sep 95 1098-1103

Shoba Krishnan, see Chin-Long Wey, T-CAD Oct 95 1291-1298 Shu Chi-Wang, see Jerome, J.W., T-CAD Aug 95 917-923 Simlinger, T., see Halama, S., T-CAD Oct 95 1208-1222

Simon, C.M., see Pleumeekers, J.L., T-CAD Apr 95 459-463 Smart, D., see Wen Fang, T-CAD Apr 95 510-518 Soo Young Lee, and K.K. Saluja. Test application time reduction

sequential circuits with scan; *T-CAD Sep 95* 1128-1140

So-Zen Yao, Chung-Kuan Cheng, D. Dutt, S. Nahar, and Chi-Yuan Lo.

cell-based hierarchical pitchmatching compaction using minimal I T-CAD Apr 95 523-526

Sriram, M., and S.M. Kang. Efficient approximation of the time doma response of lossy coupled transmission line trees; T-CAD Aug 1013-1024

Srivastava, M., and R.W. Brodersen. SIERA: a unified framework for rapid-prototyping of system-level hardware and software; T-CAD Jun 95 676-693

Stanion, R.T., D. Bhattacharya, and C. Sechen. An efficient method for generating exhaustive test sets; *T-CAD Dec 95* 1516-1525

Steiger-Garcao, A., see Fino, M.H., T-CAD Jul 95 858-867 Storer, R.H., see Dhodhi, M.K., T-CAD Aug 95 934-944

Strasser, E., and S. Selberherr. Algorithms and models for cellular based topography simulation; T-CAD Sep 95 1104-1114

Subrahmanyam, P.A., see Kam, T., T-CAD Apr 95 503-509

Suh-Juch Lee, see Carlson, B.S., T-CAD Oct 95 1183-1192

Sun, J.P., see Mohan, S., T-CAD Jun 95 653-662

Sun Wern-Jieh, see Wern-Jieh Sun, T-CAD Mar 95 349-359 Sun Yachyang, see Ting-Chi Wang, T-CAD Feb 95 265-269

T

Tai-Ming Parng, see Wen-Chung Kao, T-CAD Mar 95 337-348

Takahashi, K., K. Nakajima, M. Terai, and K. Sato. Min-cut placement with global objective functions for large scale sea-of-gates arrays; T-CAD Apr 95 434-446

Tang Ting-Wei, see Ting-Wei Tang, T-CAD Nov 95 1309-1315

Tarnick, S. Controllable self-checking checkers for conditional concurrent checking; *T-CAD May 95* 547-553 **Terai, M.**, see Takahashi, K., *T-CAD Apr 95* 434-446

Tetelbaum, A.Y. Generalized optimum path search; T-CAD Dec 95 1586-1590

Thanvantri, V., and S. Sahni. Folding a stack of equal width components; T-CAD Jun 95 775-780
Thornton, M.A., and V.S.S. Nair. Efficient calculation of spectral

coefficients and their applications; T-CAD Nov 95 1328-1341

Ting-Chi Wang, D.F. Wong, Yachyang Sun, and C.K. Wong. Optimal net assignment; T-CAD Feb 95 265-269

Ting-Chi Wang, see Her, T.W., T-CAD Jul 95 849-857 TingTing Hwang, see Chau-Shen Chen, T-CAD Sep 95 1076-1084

Ting-Wei Tang, and Mei-Kei Ieong. Discretization of flux densities in device simulations using optimum artificial diffusivity; T-CAD Nov 95 1309-1315

Tottori, I., see Fujinaga, M., T-CAD May 95 631-638 Toumazou, C., and C.A. Makris. Analog IC design automation. I. Automated circuit generation: new concepts and methods; T-CAD Feb 95 218-238

Toumazou, C., see Makris, C.A., T-CAD Feb 95 239-254
Tragoudas, S., see Kagaris, D., T-CAD Sep 95 1160-1171
Tsay Yu-Wen, see Yu-Wen Tsay, T-CAD Mar 95 393-397
Tsay Yu-Wen, see Chau-Shen Chen, T-CAD Sep 95 1076-1084 Tsukamoto, K., see Fujinaga, M., T-CAD May 95 631-638

U

Uchida, T., see Fujinaga, M., T-CAD May 95 631-638 Uppaluri, P., see Pomeranz, I., T-CAD Dec 95 1505-1515 Utama, P., see Gala, M., T-CAD Nov 95 1388-1398

Vahid, F., S. Narayan, and D.D. Gajski. SpecCharts: a VHDL front-end for

embedded systems; T-CAD Jun 95 694-706 van der Werf, A., see Verhaegh, W.F.J., T-CAD Aug 95 945-960 van Meerbergen, J.L., see Verhaegh, W.F.J., T-CAD Aug 95 945-960

Vasudevan, B., see Gala, M., T-CAD Nov 95 1388-1398

Verhaegh, W.F.J., P.E.R. Lippens, E.H.L. Aarts, J.H.M. Korst, J.L. van Meerbergen, and A. van der Werf. Improved force-directed scheduling in high-throughput digital signal processing; T-CAD Aug 95 945-960

W

Wang, C.-N., see Lee, K.-J., T-CAD Dec 95 1445-1458 Wang Ching-Yi, see Ching-Yi Wang, T-CAD Mar 95 274-295 Wang Ting-Chi, see Ting-Chi Wang, T-CAD Feb 95 265-269 Wang Ting-Chi, see Her, T.W., T-CAD Jul 95 849-857 Watson, K., see Gala, M., T-CAD Nov 95 1388-1398

 Wei-Jin Dai, see Nan-Chi Chou, T-CAD Sep 95 1085-1092
 Weitong Chuang, S.S. Sapatnekar, and I.N. Hajj. Timing and area optimization for standard-cell VLSI circuit design; T-CAD Mar 95 308-320

Weitong Chuang, see Lee, T., T-CAD May 95 596-603

Wemple, I.L., and A.T. Yang. Integrated circuit substrate coupling models based on Voronoi tesselation; T-CAD Dec 95 1459-1469

Wen-Ben Jone, see Chen-Liang Fang, T-CAD Feb 95 201-217

Wen-Ben Jone, and C.A. Papachristou. A coordinated circuit partitioning and test generation method for pseudo-exhaustive testing of VLSI circuits; T-CAD Mar 95 374-384

Wen-Chung Kao, and Tai-Ming Parng. Cross point assignment with global rerouting for general-architecture designs; *T-CAD Mar 95* 337-348

Wen Fang, M.E. Mokari, and D. Smart. Robust VLSI circuit simulation

techniques based on overlapped waveform relaxation; T-CAD Apr 95

Wern-Jieh Sun, and C. Sechen. Efficient and effective placement for very large circuits; T-CAD Mar 95 349-359

Wey Chin-Long, see Chin-Long Wey, T-CAD Oct 95 1291-1298
Willander, M., see Mamontov, Y.V., T-CAD Jul 95 815-823
Willson, A.N., Jr., see Green, M.M., T-CAD Mar 95 360-370
Wing Ning Li. The complexity of segmented channel routing; T-CAD Apr 95 518-523

Wojtasik, A., see Niewczas, M., T-CAD Feb 95 137-144

Wong, A.K., R. Guerrieri, and A.R. Neureuther. Massively parallel electromagnetic simulation for photolithographic applications; T-CAD Oct 95 1231-1240

Wong, C.K., see Ting-Chi Wang, T-CAD Feb 95 265-269

Wong, C.K., see Ting-Chi Wang, T-CAD Feb 93 265-269 Wong, D.F., see Ting-Chi Wang, T-CAD Feb 95 265-269 Wong, D.F., see Her, T.W., T-CAD Jun 95 766-772 Wong, D.F., see Her, T.W., T-CAD Jul 95 849-857 Wong, D.F., see Rajaraman, R., T-CAD Dec 95 1490-1495 Wu, A.C.-H., see Ching-Dong Chen, T-CAD Mar 95 371-374 Wu, A.C.-H., see Chau-Shen Chen, T-CAD Sep 95 1076-1084

Wu Cheng-Wen, see Yih-Lang Li, T-CAD Jun 95 740-749

Wu Qinghong, see Qinghong Wu, T-CAD Nov 95 1359-1369
Wu-Shiung Feng, see Chen-Jung Chen, T-CAD Feb 95 173-185
Wuudiann Ke, and P.R. Menon. Path-delay-fault testable nonscan sequential circuits; T-CAD May 95 576-582

X

Xu Yanbing, see Yanbing Xu, T-CAD May 95 613-622

Y

Yachyang Sun, see Ting-Chi Wang, T-CAD Feb 95 265-269 Yanbing Xu, M. Abd-El-Barr, and C. McCrosky. Graph-based output phase assignment for PLA minimization; T-CAD May 95 613-622

Yang, A.T., see Chen, J., T-CAD Jul 95 794-802
Yang, A.T., see Wemple, I.L., T-CAD Dec 95 1459-1469
Yang, J.C.-Y., see Damiani, M., T-CAD Nov 95 1316-1327
Yang Ping, see Chatterjee, A., T-CAD Oct 95 1193-1207
Yan Zhixin, see Zhixin Yan, T-CAD Feb 95 167-172

Yao So-Zen, see So-Zen Yao, T-CAD Peb 95 523-526
Yeh Ching-Wei, see Ching-Wei Yeh, T-CAD Feb 95 145-153
Yeh Ching-Wei, see Ching-Wei Yeh, T-CAD Feb 95 154-162
Yeh Ching-Wei, see Ching-Wei Yeh, T-CAD Oct 95 1305-1308

Yih-Lang Li, and Cheng-Wen Wu. Cellular automata for efficient parallel

logic and fault simulation; T-CAD Jun 95 740-749

Young Lee Soo, see Soo Young Lee, T-CAD Sep 95 1128-1140

Youn-Long Lin, see Ching-Dong Chen, T-CAD Mar 95 371-374 Youn-Long Lin, see Yu-Wen Tsay, T-CAD Mar 95 393-397

Youn-Long Lin, see Chau-Shen Chen, T-CAD Sep 95 1076-1084

Yuh-Sheng Lee, see Ching-Dong Chen, T-CAD Mar 95 371-374

Yu-Wen Tsay, and Youn-Long Lin. A row-based cell placement method that utilizes circuit structural properties; T-CAD Mar 95 393-397

Yu-Wen Tsay, see Chau-Shen Chen, T-CAD Sep 95 1076-1084

Zhixin Yan, and M.J. Deen. New RTD large-signal DC model suitable for PSPICE; T-CAD Feb 95 167-172 Zorian, Y., see Maly, W., T-CAD May 95 529-530

SUBJECT INDEX

Active filters; cf. Switched capacitor filters

area-time optimal testable adders, generation method. Becker, B., +, T-CAD Sep 95 1049-1066

Algebra; cf. Polynomials

Algorithms; cf. Parallel algorithms

Amorphous materials/devices; cf. Glass materials/devices

Amplifiers; cf. Operational amplifiers

Analog circuits; cf. Analog integrated circuits

Analog-digital conversion

current-mode ADCs, test gen. and concurrent error detect. Chin-Long Wey, + , T-CAD Oct 95 1291-1298

Nyquist data converters, verif., behavioral simul. Liu, E., +, T-CAD Apr 95 493-502

Analog integrated circuits

cell-level analog ccts., integer prog. based topol. selection. *Maulik, P.C.*, + , *T-CAD Apr 95* 401-412

FPAD, fuzzy nonlin. prog. approach, analog cct. design. Fares, M., +, T-CAD Jul 95 785-793

Analog integrated circuits; cf. Bipolar analog integrated circuits; Mixed analog-digital integrated circuits; MOS analog integrated circuits

Application specific integrated circuits

CMOS ccts., current testability anal. of feedback bridging faults. *Roca*, M., +, *T-CAD Oct 95* 1299-1305

HYPER-LP, high-level synthesis syst., appl. specific datapath intensive CMOS ccts. Chandrakasan, A.P., +, T-CAD Jan 95 12-31 row-based cell placement method, cct. structural props. Yu-Wen Tsay, +,

T-CAD Mar 95 393-397 of

SIERA, unified framework for prototyping of s hardware/software. Srivastava, M., +, T-CAD Jun 95 676-693 SOG arrays, min-cut placement, global objective fns. Takahashi, K., +,

T-CAD Apr 95 434-446

Approximation methods; cf. Perturbation methods Architecture, computer; cf. Computer architecture

Arrays; cf. Logic arrays

Artificial intelligence; cf. Inference mechanisms; Knowledge based systems Asynchronous logic circuits

Boolean satisfiability, asynchronous cct. synthesis. Jun Gu, +, T-CAD Aug 95 961-973

delay-insensitive cct. behavior, realizability and synthesis. Leung, S.C., + , T-CAD Jul 95 833-848

event-based specs., state assignment problem soln. Lavagno, L., +, T-CAD Jan 95 45-60

hazard-free asynchronous ccts. with bounded wire delays, synthesis. Lavagno, L., +, T-CAD Jan 95 61-86

hazard-free logic with multiple-input changes, exact two-level minimization. Nowick, S.M., +, T-CAD Aug 95 986-997

hazard-free multilevel logic synthesis, multiple-input changes, binary decision diags. Lin, B., +, T-CAD Aug 95 974-985

Asynchronous logic circuit testing

synthesis for testability techs. Keutzer, K., +, T-CAD Dec 95 1569-1577

act. test set compaction for combinat. ccts. Jau-Shien Chang, +, T-CAD Nov 95 1370-1378

combinat. ccts., cost-effective minimal test set generation, stuck-at faults. Kajihara, S., +, T-CAD Dec 95 1496-1504

combinat. ccts., efficient exhaustive test set generation. Stanion, R.T., +, T-CAD Dec 95 1516-1525

combinat. ccts., NEST nonenumerative test generation method. path delay faults. Pomeranz, I., +, T-CAD Dec 95 1505-1515

concurrent test of mixed-sig. ccts., analog checkers, absol. and relative tolerances. Kolarik, V., +, T-CAD May 95 607-612

cyclic combinat. ccts., test generation. Raghunathan, A., +, T-CAD Nov 95 1408-1414

delay testable logic ccts., energy models for test/design. Chakradhar, S.T., + , T-CAD Jun 95 728-739

path delay fault testability synthesis, tautology-based untestability ident./factorization. Fuchs, K., T-CAD Dec 95 1470-1479

pseudo-exhaustive built-in TPG for seq. ccts. Kagaris, D., +, T-CAD Sep 95 1160-1171

seq. ccts., test efficiency anal. of random self-test. Pilarski, S., T-CAD Aug 95 1044-1045

seq. ccts. with scan, full or partial, test appl. time reduction. Soo Young Lee, +, T-CAD Sep 95 1128-1140

seq. cct. test fn. embedding algms., interconnected finite state machines. Kanjilal, S., +, T-CAD Sep 95 1115-1127

untestable fault ident. in seq. ccts., combinat. ATPG theorems. Agrawal, V.D., +, T-CAD Sep 95 1155-1160

Automatic test software

BIST lin. compactors, fast signature comp. algm. Lambidonis, D., \pm , $T\text{-}CAD\ Aug\ 95\ 1037\text{-}1044$

combinat. logic cct. delay, functional timing anal., ATPG. Ashar, P., +, T-CAD Aug 95 1025-1030

Automation; cf. Automatic testing; Design automation

BiCMOS digital integrated circuits

open faults in BiCMOS gates, detect. and anal. Ma, S.C., +, T-CAD M 95 567-575

Binary sequences

BIST for VLSI ccts., test embedding, discrete logarithms. Lempel, M., T-CAD May 95 554-566

BIST lin. compactors, fast signature comp. algm. Lambidonis, D., T-CAD Aug 95 1037-1044

Bipolar analog integrated circuits

VLSI bipolar cct. simul. techs. based on waveform relax. Wen Fang, T-CAD Apr 95 510-518

Bipolar digital integrated circuits

VLSI bipolar cct. simul. techs. based on waveform relax. Wen Fang, T-CAD Apr 95 510-518

Bipolar digital integrated circuits; cf. BiCMOS digital integrated circu Emitter coupled logic

Bipolar transistors

magnetotransistors, mag. field sensit. modelling, HSPICE. Salim, A., T-CAD Apr 95 464-469

Bipolar transistors; cf. Heterojunction bipolar transistors

BIST (built-in self-test); cf. Self-testing

Boolean functions

2D cellular automata for parallel logic and fault simul. Yih-Lang Li, T-CAD Jun 95 740-749

asynchronous cct. synthesis, Boolean satisfiability. Jun Gu, +, T-CI Aug 95 961-973

combinat. logic ccts., optim., compatible gates. Damiani, M., +, T-C Nov 95 1316-1327

FPGA designs, delay minimization, combining technol. mapping placement. Chau-Shen Chen, +, T-CAD Sep 95 1076-1084

hazard-free logic with multiple-input changes, ex minimization. Nowick, S.M., +, T-CAD Aug 95 986-997

IC layouts comparison with HDL models, formal verif. tech. Kam, T., T-CAD Apr 95 503-509

logic cct. design, spectral coeffs. Thornton, M.A., +, T-CAD Nov. 1328-1341

multiple design error correction for combinat. ccts. and finite st machines. Pomeranz, I., +, T-CAD Feb 95 255-264

probabilistic manipulation, free Boolean diags. Shen, A., +, T-CAD. 95 87-95

Boolean functions; cf. Logic functions

Boundary scan testing

area-efficient testable designs, behavioral synthesis, hardware sharing partial scan. Potkonjak, M., +, T-CAD Sep 95 1141-1154

behavioral level testability, partial scan cost minimization. Potkonjak, + , T-CAD May 95 531-546

seq. ccts. with scan, full or partial, test appl. time reduction. Soo You Lee, +, T-CAD Sep 95 1128-1140

Boundary value problems

nonlin. oscillatory ccts., steady-state output determ., multiple shooti Parkhurst, J.R., +, T-CAD Jul 95 882-889

Built-in testing; cf. Self-testing

C

CAD (computer aided design); cf. Design automation software; Des automation

Capacitance

digital MOS macromodel accuracy improvement, series transis reduction. Jeong-Taek Kong, +, T-CAD Jul 95 868-881

interconnect capacits. of ICs, automatic model generation. Choudhury, + , T-CAD Apr 95 470-480

submicron LSI layout, perform. driven spacing algms. Onozawa, A., T-CAD Jun 95 707-719

VLSI voltage depend. capacitance model, mfg. proc. effects on volt coeffs. Ito, A., T-CAD Sep 95 1093-1097

Carrier processes; cf. Charge carrier processes CASE; cf. Computer aided software engineering

Cellular automata

2D cellular automata for parallel logic and fault simul. Yih-Lang Li, T-CAD Jun 95 740-749

Cellular logic arrays

row-based placement, simulated annealing, hierarchical algm., MC benchmark ccts. Wern-Jieh Sun, +, T-CAD Mar 95 349-359 std. cells, pin permutation algm. for improving over-the-cell characteristics.

routing. Chen, C.Y.R., +, T-CAD Aug 95 1030-1037

VLSI layout CAD, optimal net assignment, constraints. Ting-Chi Wang, + , T-CAD Feb 95 265-269

harge carrier processes

hydrodyn. semicond. eqns., Taylor-Galerkin FEA. Bova, S., +, T-CAD Dec 95 1437-1444

template-based MOSFET device model. Graham, M.G., +, T-CAD Aug 95 924-933

Circuit analysis; cf. Circuit transient analysis

Circuit boards; cf. Layout of circuit boards

Circuit design; cf. Circuit synthesis; Logic design

Circuit modeling; cf. Integrated circuit modeling

Circuit noise; cf. Integrated circuit noise

Circuit optimization

area-time optimal testable adders, generation method. Becker, B., +, T-CAD Sep 95 1049-1066

behavioral level testability, partial scan cost minimization. *Potkonjak, M.,* + , *T-CAD May 95* 531-546

clustering of ccts., stochastic flow injection method. Ching-Wei Yeh, +, T-CAD Feb 95 154-162

CMOS VLSI digital ccts., delay optim., transistor reordering. *Carlson*, *B.S.*, +, *T-CAD Oct* 95 1183-1192

combinat. logic ccts., optim., compatible gates. Damiani, M., +, T-CAD Nov 95 1316-1327

computing area vs. delay trade-off curves computation, technol. mapping. *Chaudhary, K.*, +, *T-CAD Dec 95* 1480-1489

digital MOS macromodel accuracy improvement, series transistor reduction. Jeong-Taek Kong, +, T-CAD Jul 95 868-881

FPAD, fuzzy nonlin. prog. approach, analog cct. design. Fares, M., +,

T-CAD Jul 95 785-793

MOS analog IC design automation, automated cct. correction, qualitat. reasoning. Makris, C.A., +, T-CAD Feb 95 239-254

MOS analog IC design automation, automated cct. generation, concepts and methods. Toumazou, C., +, T-CAD Feb 95 218-238

multicycle false paths in perform. optim. of seq. logic ccts. Ashar, P., +, T-CAD Sep 95 1067-1075

multilevel logic optim. by redundancy addit. and removal. Entrena, L.A., + , T-CAD Jul 95 909-916

optimum cct. clustering for delay minimization. Rajaraman, R., +, T-CAD Dec 95 1490-1495

row-based placement, simulated annealing, hierarchical algm., MCNC benchmark ccts. Wern-Jieh Sun, +, T-CAD Mar 95 349-359

single scan chain in VLSI designs, reconfig. techs. Narayanan, S., +, T-CAD Jun 95 750-765

SOG arrays, min-cut placement, global objective fns. Takahashi, K., +, T-CAD Apr 95 434-446 std.-cell VLSI cct. design, timing/area optim. Weitong Chuang, +, T-CAD

Mar 95 308-320

TRACER-fpga, router for RAM-based FPGAs. Ching-Dong Chen, +, T-CAD Mar 95 371-374

two-way partitioning, optim. by iter. improvement, expt. eval. *Ching-Wei Yeh*, +, *T-CAD Feb 95* 145-153

V4R multilayer MCM/PCB router based on four-via routing. Kei-Yong Khoo, +, T-CAD Oct 95 1277-1290

VLSI cct. performs., worst-case anal. and optim. Dharchoudhury, A., +, T-CAD Apr 95 481-492

VLSI multiway partitioning via geometric embeddings, orderings, and dyn. prog. Alpert, C.J., +, T-CAD Nov 95 1342-1358

VLSI, optimal wiresizing under Elmore delay model. Gong, J.J., +, T-CAD Mar 95 321-336

VLSI timing optim. by gate resizing and crit. path ident. Chen-Liang Fang, , T-CAD Feb 95 201-217

Circuit optimization; cf. Layout of circuit boards Circuit reliability; cf. Integrated circuit reliability

Circuits; cf. Adders; Distributed parameter circuits; Equivalent circuits; Feedback circuits; Integrated circuit...; Interconnected circuits; Largescale circuits; Linear circuits; Lossy circuits; Multiport circuits; Nonlinear circuits; Switching circuits

Circuit simulation

2D cellular automata for parallel logic and fault simul. Yih-Lang Li, +, T-CAD Jun 95 740-749

3D MOSFET simul., massively parallel computation, splitting-up

operator. Odanaka, S., +, T-CAD Jul 95 824-832 act. timimg multilevel fault-simul., switch-level accuracy. Meyer, W., +, T-CAD Oct 95 1241-1256

CFH, complex freq. hopping anal. of interconnect networks. *Chiprout, E.,* + , *T-CAD Feb 95* 186-200

CMOS transistor sig. flow direction assignment, integrated syst. Lee, K.-J., + , T-CAD Dec 95 1445-1458

 C_{∞} -continuous small-sig. model for MOS transistor in normal operation, IC simul. Iniguez, B., +, T-CAD Feb 95 163-166

digital MOS macromodel accuracy improvement, series transistor reduction. Jeong-Taek Kong, +, T-CAD Jul 95 868-881

hysteretic I-V charact. modeling for reson. tunneling diodes. Ming-Huei Shieh, +, T-CAD Sep 95 1098-1103

IC layouts comparison with HDL models, formal verif. tech. Kam, T., +, T-CAD Apr 95 503-509

levelized incomplete LU factorization, large-scale cct. simul. appl. Eickhoff, K.-M., +, T-CAD Jun 95 720-727

lin. cct. anal. by Pade approx. via Lanczos proc. Feldmann, P., +, T-CAD May 95 639-649

MOSFET ccts., relax.-based transient sensitivity computations. Chen-Jung Chen, +, T-CAD Feb 95 173-185

nonlin. oscillatory ccts., steady-state output determ., multiple shooting. Parkhurst, J.R., +, T-CAD Jul 95 882-889

Nyquist data converters, verif., behavioral simul. Liu, E., +, T-CAD Apr 95 493-502

pseudo-exhaustive testing, VLSI ccts., cct. partitioning and test generation method. Wen-Ben Jone, +, T-CAD Mar 95 374-384

quantum electronic devices, device and cct. simul. Mohan, S., +, T-CAD Jun 95 653-662

RTD large-sig. DC model suitable for PSPICE. Zhixin Yan, +, T-CAD Feb 95 167-172

SPICE dc operating point anal., identifying unstable operating points, IC design. *Green, M.M.*, + , *T-CAD Mar 95* 360-370

submicron DC MOSFET model, analog cct. simul. Chatterjee, A., +, T-CAD Oct 95 1193-1207

symbolic anal. of SC filtering networks, sig. flow graphs. Fino, M.H., +, T-CAD Jul 95 858-867

VLSI bipolar cct. simul. techs. based on waveform relax. Wen Fang, +, T-CAD Apr 95 510-518

VLSI cct. performs., worst-case anal. and optim. Dharchoudhury, A., \pm , T-CAD Apr 95 481-492

VLSI RC parasitics modeling based on network reduction algm. *Niewczas*, M., +, T-CAD Feb 95 137-144

VLSI voltage depend. capacitance model, mfg. proc. effects on voltage coeffs. *Ito, A., T-CAD Sep 95* 1093-1097

Circuit stability

SPICE dc operating point anal., identifying unstable operating points, IC design. *Green, M.M.*, +, *T-CAD Mar 95* 360-370

Circuit stability; cf. Oscillator stability

Circuit synthesis

computing area vs. delay trade-off curves computation, technol. mapping. Chaudhary, K., +, T-CAD Dec 95 1480-1489

large ccts., testable design, partition and resynthesis. Kanjilal, S., +, T-CAD Oct 95 1268-1276

path delay fault testability synthesis, tautology-based untestability ident./factorization. Fuchs, K., T-CAD Dec 95 1470-1479

synthesis for testability techs. Keutzer, K., +, T-CAD Dec 95 1569-1577 Circuit testing; cf. Integrated circuit testing

ASIC row-based cell placement method utilizing cct. structural props. Yu-Wen Tsay, +, T-CAD Mar 95 393-397

cell-level analog ccts., integer prog. based topol. selection. Maulik, P.C., - , T-CAD Apr 95 401-412

cross point assignment, global rerouting for general-archit. designs. Wen-Chung Kao, +, T-CAD Mar 95 337-348 global routing of ICs, crossing distrib. problem. Marek-Sadowska, M., +,

T-CAD Apr 95 423-433

MOS analog IC design automation, automated cct. correction, qualitat. reasoning. Makris, C.A., +, T-CAD Feb 95 239-254

MOS analog IC design automation, automated cct. generation, concepts and methods. Toumazou, C., +, T-CAD Feb 95 218-238

non-tree routing topologies for VLSI layout. McCoy, B.A., +, T-CAD Jun 95 780-784

pseudo-exhaustive testing, VLSI ccts., cct. partitioning and test generation method. Wen-Ben Jone, +, T-CAD Mar 95 374-384

replication cut for two-way partitioning in VLSI cct. layout. Lung-Tien Liu, +, T-CAD May 95 623-630

VLSI layout CAD, optimal net assignment, constraints. Ting-Chi Wang, T-CAD Feb 95 265-269

VLSI multiway partitioning via geometric embeddings, orderings, and dyn. prog. Alpert, C.J., +, T-CAD Nov 95 1342-1358

VLSI, optimal wiresizing under Elmore delay model. Gong, J.J., +, T-CAD Mar 95 321-336

VLSI routing perform.-driven channel pin assignment algms. Her, T.W., + , T-CAD Jul 95 849-857

Circuit transient analysis

MOSFET ccts., relax.-based transient sensitivity computations. Chen-Jung Chen, +, T-CAD Feb 95 173-185

Clocks

multicycle false paths in perform. optim. of seq. logic ccts. Ashar, P., +, T-CAD Sep 95 1067-1075

seq. ccts. with scan, full or partial, test appl. time reduction. Soo Young Lee, +, T-CAD Sep 95 1128-1140

Clustering methods

FPGA logic emulation systs., local ratio cut and set covering partitioning. Nan-Chi Chou, +, T-CAD Sep 95 1085-1092

optimum cct. clustering for delay minimization. Rajaraman, R., +, T-CAD Dec 95 1490-1495

CMOS analog integrated circuits

stacked layouts in CMOS analog ccts., automatic generation algm. Malavasi, E., +, T-CAD Jan 95 107-122

CMOS digital integrated circuits

VLSI ccts., delay optim., transistor reordering. Carlson, B.S., +, T-CAD Oct 95 1183-1192

VLSI digital ccts., power/ground buses, pattern independent max. current estim. *Kriplani*, H., +, T-CAD Aug 95 998-1012

CMOS digital integrated circuits; cf. BiCMOS digital integrated circuits

CMOSFET logic devices

built-in current sens. for static CMOS realizations. Jien-Chung Lo, +, T-CAD Nov 95 1402-1407

cct.-level dictionaries of CMOS bridging faults. Lee, T., +, T-CAD May 95 596-603

feedback bridging faults, current testability anal. Roca, M., +, T-CAD Oct 95 1299-1305

HYPER-LP, high-level synthesis syst., appl. specific datapath intensive CMOS ccts. Chandrakasan, A.P., +, T-CAD Jan 95 12-31

SOG arrays, min-cut placement, global objective fns. Takahashi, K., +, T-CAD Apr 95 434-446

CMOSFETs

sig. flow direction assignment, integrated syst. Lee, K.-J., +, T-CAD Dec 95 1445-1458

CMOS integrated circuits

mixed sig. ccts., substr. coupling models based on Voronoi tesselation. Wemple, I.L., +, T-CAD Dec 95 1459-1469

CMOS integrated circuits; cf. CMOS analog integrated circuits; CMOS digital integrated circuits; CMOSFETs

Coding/decoding; cf. Encoding

Cognitive science; cf. Inference mechanisms

Combinational logic circuit fault diagnosis

2D cellular automata for parallel logic and fault simul. Yih-Lang Li, +, T-CAD Jun 95 740-749

correction to "Fault coverage estimation by test vector sampling" (May 95 590-596). Heragu, K., +, T-CAD Aug 95 1037

delay computation, functional timing anal., ATPG. Ashar, P., +, T-CAD Aug 95 1025-1030

delay fault coverage and test set size for combinat. ccts. Lam, W.K., +,

T-CAD Jan 95 32-44 fault coverage estim. of combinat. ccts. by test vector sampling. Heragu, K., + , T-CAD May 95 590-596

symmetric fns., delay-testable implements. Ke, W., +, T-CAD Jun 95 772-775

Combinational logic circuit fault diagnosis; cf. Combinational logic circuit testing

Combinational logic circuits

computing area vs. delay trade-off curves computation, technol. mapping. Chaudhary, K., +, T-CAD Dec 95 1480-1489

hazard-free logic with multiple-input changes, exact two-level minimization. Nowick, S.M., +, T-CAD Aug 95 986-997

hazard-free multilevel logic synthesis, multiple-input changes, binary decision diags. Lin, B., +, T-CAD Aug 95 974-985

multilevel logic optim. by redundancy addit. and removal. *Entrena, L.A.*, + , *T-CAD Jul 95* 909-916

multiple design error correction for combinat. ccts. and finite state machines. Pomeranz, I., +, T-CAD Feb 95 255-264

optim., compatible gates. Damiani, M., +, T-CAD Nov 95 1316-1327

optimum cct. clustering for delay minimization. Rajaraman, R., +, T-CAD Dec 95 1490-1495

std.-cell VLSI cct. design, timing/area optim. Weitong Chuang, +, T-CAD Mar 95 308-320

VLSI bipolar cct. simul. techs. based on waveform relax. Wen Fang, \pm , $T\text{-}CAD\ Apr\ 95\ 510\text{-}518$

Combinational logic circuit testing

act. test set compaction for combinat. ccts. Jau-Shien Chang, +, T-CAD Nov 95 1370-1378

cost-effective minimal test set generation, stuck-at faults. Kajihara, S., +, T-CAD Dec 95 1496-1504

C-testable iter. logic arrays, BIST. Gala, M., +, T-CAD Nov 95 1388-1398 cyclic combinat. ccts., test generation. Raghunathan, A., +, T-CAD Nov 95 1408-1414

delay computation results, functional timing anal., ATPG. Ashar, P., +, T-CAD Aug 95 1025-1030

delay fault coverage and test set size for combinat. ccts. Lam, W.K., +, T-CAD Jan 95 32-44

efficient exhaustive test set generation. Stanion, R.T., +, T-CAD Dec 95 1516-1525

NEST nonenumerative test generation method, path delay faul Pomeranz, I., +, T-CAD Dec 95 1505-1515

symmetric fns., delay-testable implements. Ke, W., +, T-CAD Juna 772-775

Combinatorial mathematics; cf. Graph theory

Complementary MOS; cf. CMOSFETs; CMOS integrated circuits Complexity theory

area-time optimal testable adders, generation method. Becker, B., T-CAD Sep 95 1049-1066

channel routing hierarchical pin permutation, preprocessor. Chen, C.Y. T-CAD Jul 95 896-903

HYPER-LP, high-level synthesis syst., appl. specific datapath intense CMOS ccts. Chandrakasan, A.P., +, T-CAD Jan 95 12-31 logic cct. design, spectral coeffs. Thornton, M.A., +, T-CAD Nov.

1328-1341

min-cut replication in partitioned networks. Hwang, L.J., +, T-CAD. 95 96-106

path-oriented algm. for cell selection problem. Moon Jung Chung, T-CAD Mar 95 296-307

segmented channel routing problem, complexity. Wing Ning Li, T-C Apr 95 518-523

stack of equal width components, folding tech. for chip archi Thanvantri, V., +, T-CAD Jun 95 775-780 std.-cell VLSI cct. design, timing/area optim. Weitong Chuang, +, T-C.

Mar 95 308-320 VLSI RC parasitics modeling based on network reduction algm. Niewcz.

M., +, T-CAD Feb 95 137-144

VLSI routing perform.-driven channel pin assignment algms. Her, T. + , T-CAD Jul 95 849-857

Computation time

BIST lin. compactors, fast signature comp. algm. Lambidonis, D., T-CAD Aug 95 1037-1044

levelized incomplete LU factorization, large-scale cct. simul. ap Eickhoff, K.-M., +, T-CAD Jun 95 720-727

Computer aided design; cf. Design automation software; Design automat Computer aided software engineering

SIERA, unified framework for prototyping of syst.-le hardware/software. Srivastava, M., +, T-CAD Jun 95 676-693

Computer architecture appl. specific instruction sets, synthesis. Ing-Jer Huang, +, T-CAD.

95 663-675 Computer fault tolerance

micro-rollback self-recovery synthesis tech. Raghavendra, V., +, T-Cl Sep 95 1171-1179

Computer instructions appl. specific instruction sets, synthesis. Ing-Jer Huang, +, T-CAD. 95 663-675

BIST lin. compactors, fast signature comp. algm. Lambidonis, D., T-CAD Aug 95 1037-1044

quantum electronic devices, device and cct. simul. Mohan, S., +, T-C. Jun 95 653-662

Computer interfaces; cf. User interfaces

Computer languages; cf. Hardware design languages Computer pipeline processing; cf. Pipeline processing

Computer programming; cf. Computer aided software engineering; Sc ware design/development

Computer reliability; cf. Computer fault tolerance

Computers; cf. Parallel processing

Concurrent engineering

SIERA, unified framework for prototyping syst.-le hardware/software. Srivastava, M., +, T-CAD Jun 95 676-693

Control systems; cf. Observability

Convergence of numerical methods

explicit method for resoln. of semicond. device eqns. Pleumeekers, J , T-CAD Apr 95 459-463

MOSFET device simul., optimum artificial diffusivity, discretization. *Ting-Wei Tang*, +, *T-CAD Nov 95* 1309-1315

quantum electronic devices, device and cct. simul. Mohan, S., +, T-C. Jun 95 653-662

TRASIM, 2D transient simulator for planar semicond. devices. Obrec M.S., +, T-CAD Apr 95 447-458

VLSI bipolar cct. simul. techs. based on waveform relax. Wen Fang, T-CAD Apr 95 510-518

Coupled transmission lines

MCM lossy coupled transm. line trees, time domain response, effici approx. Sriram, M., +, T-CAD Aug 95 1013-1024 Crosstalk

MCM lossy coupled transm. line trees, time domain response, effici approx. Sriram, M., +, T-CAD Aug 95 1013-1024 submicron LSI layout, perform. driven spacing algms. Onozawa, A.,

T-CAD Jun 95 707-719

Current measurement

built-in current sens. for static CMOS realizations. Jien-Chung Lo, +, T-CAD Nov 95 1402-1407

D

Data compression

multiple-input signature registers in BIST designs, shrinkage. Savir, J., T-CAD Nov 95 1379-1387

Data flow graphs

area-efficient testable designs, behavioral synthesis, hardware sharing and partial scan. Potkonjak, M., +, T-CAD Sep 95 1141-1154

high-level DSP synthesis, concurrent algm. Ching-Yi Wang, +, T-CAD Mar 95 274-295

quadratic zero-one prog.-based synthesis of appl.-specific data paths. Geurts, W., +, T-CAD Jan 95 1-11

Data structures

Boolean fins., probabilistic manipulation, free Boolean diags. Shen, A., +, T-CAD Jan 95 87-95

symbolic trajectory eval. and BDDs, theorem prover, VLSI design. Hazelhurst, S., +, T-CAD Apr 95 413-422

logic cct. design, spectral coeffs. Thornton, M.A., +, T-CAD Nov 95 1328-1341

Delay effects

CMOS VLSI digital ccts., delay optim., transistor reordering. Carlson, B.S., +, T-CAD Oct 95 1183-1192

combinat. ccts., delay fault coverage. Lam, W.K., +, T-CAD Jan 95 32-44 combinat. ccts., fault coverage estim. by test vector sampling. *Heragu, K.*, + , *T-CAD May 95* 590-596

combinat. logic cct. delay, functional timing anal., ATPG. Ashar, P., +, T-CAD Aug 95 1025-1030

correction to "Fault coverage estimation by test vector sampling" (May 95 590-596). Heragu, K., +, T-CAD Aug 95 1037

delay-insensitive cct. behavior, realizability and synthesis. Leung, S.C., + , T-CAD Jul 95 833-848

digital MOS macromodel accuracy improvement, series transistor reduction. Jeong-Taek Kong, +, T-CAD Jul 95 868-881

energy models for delay testing. Chakradhar, S.T., +, T-CAD Jun 95 728-739

FPGA designs, delay minimization, combining technol. mapping and placement. Chau-Shen Chen, +, T-CAD Sep 95 1076-1084

GaAs DCFL ccts., timing macromodels. Kayssi, A.I., +, T-CAD Mar 95

384-393 hazard-free asynchronous ccts. with bounded wire delays, synthesis.

Lavagno, L., +, T-CAD Jan 95 61-86 hazard-free multilevel logic synthesis, multiple-input changes, binary decision diags. Lin, B., +, T-CAD Aug 95 974-985

high-level DSP synthesis, concurrent algm. Ching-Yi Wang, +, T-CAD Mar 95 274-295

logic ccts., delay-fault testability of logic ccts. El-Maleh, A.H., +, T-CAD May 95 582-590

non-tree routing topologies for VLSI layout. McCoy, B.A., +, T-CAD Jun

95 780-784 optimum cct. clustering for delay minimization. Rajaraman, R., +, T-CAD

Dec 95 1490-1495 path delay fault testability synthesis, tautology-based untestability ident./factorization. Fuchs, K., T-CAD Dec 95 1470-1479

path-delay-fault testable nonscan seq. ccts. Wuudiann Ke, +, T-CAD May 95 576-582

path-oriented algm. for cell selection problem. Moon Jung Chung, +, T-CAD Mar 95 296-307

std.-cell VLSI cct. design, timing/area optim. Weitong Chuang, +, T-CAD Mar 95 308-320

submicron LSI layout, perform. driven spacing algms. Onozawa, A., +, T-CAD Jun 95 707-719

symmetric fns., delay-testable implements. Ke, W., +, T-CAD Jun 95 772-775

TRACER-fpga, router for RAM-based FPGAs. Ching-Dong Chen, +, T-CAD Mar 95 371-374

VLSI, optimal wiresizing under Elmore delay model. Gong, J.J., +, T-CAD Mar 95 321-336 VLSI routing perform.-driven channel pin assignment algms. Her, T.W.,

T-CAD Jul 95 849-857 VLSI timing optim. by gate resizing and crit. path ident. Chen-Liang Fang,

+ , T-CAD Feb 95 201-217

Delay estimation

+ Check author entry for coauthors

perform.-driven routing tree design, Prim-Dijkstra tradeoffs. Alpert, C.J., + , T-CAD Jul 95 890-896

Design automation

3D MOSFET simul., massively parallel computation, splitting-up operator. *Odanaka*, S., +, T-CAD Jul 95 824-832

appl. specific instruction sets, synthesis. Ing-Jer Huang, +, T-CAD Jun 95 663-675

area-time optimal testable adders, generation method. Becker, B., +, T-CAD Sep 95 1049-1066

ASIC row-based cell placement method utilizing cct. structural props. Yu-Wen Tsay, +, T-CAD Mar 95 393-397

asynchronous ccts., state assignment problem for event-based specs. Lavagno, L., +, T-CAD Jan 95 45-60

asynchronous cct. synthesis, Boolean satisfiability. Jun Gu, +, T-CAD Aug 95 961-973

behavioral level testability, partial scan cost minimization. *Potkonjak, M.,* + , *T-CAD May 95* 531-546

Boolean fns., probabilistic manipulation, free Boolean diags. Shen, A., +, T-CAD Jan 95 87-95

cell-based hierarchical pitchmatching compaction. So-Zen Yao, +, T-CAD Apr 95 523-526

cell-level analog ccts., integer prog. based topol. selection. Maulik, P.C., + , T-CAD Apr 95 401-412

channel routing hierarchical pin permutation, preprocessor. *Chen, C.Y.R.*, +, *T-CAD Jul 95* 896-903

clustering of ccts., stochastic flow injection method. Ching-Wei Yeh, +, T-CAD Feb 95 154-162

CMOS VLSI digital ccts., power/ground buses, pattern independent max. current estim. Kriplani, H., +, T-CAD Aug 95 998-1012

compacted cells, min. area joining. Seonghun Cho, +, T-CAD Jul 95 903-909

cross point assignment, global rerouting for general-archit. designs. Wen-Chung Kao, +, T-CAD Mar 95 337-348

 C_{∞} -continuous small-sig. model for MOS transistor in normal operation, IC simul. Iniguez, B., +, T-CAD Feb 95 163-166

datapath synthesis, problem-space genetic algm. Dhodhi, M.K., +, T-CAD Aug 95 934-944

flow-oriented cct. clustering, accel. Ching-Wei Yeh, T-CAD Oct 95 1305-1308

FPAD, fuzzy nonlin. prog. approach, analog cct. design. Fares, M., +, T-CAD Jul 95 785-793 FPGA designs, delay minimization, combining technol. mapping and

placement. Chau-Shen Chen, +, T-CAD Sep 95 1076-1084 FPGA logic emulation systs., local ratio cut and set covering partitioning.

Nan-Chi Chou, +, T-CAD Sep 95 1085-1092 GaAs DCFL ccts., timing macromodels. Kayssi, A.I., +, T-CAD Mar 95

384-393 global routing of ICs, crossing distrib. problem. Marek-Sadowska, M., +,

T-CAD Apr 95 423-433

hazard-free asynchronous ccts. with bounded wire delays, synthesis. Lavagno, L., +, T-CAD Jan 95 61-86 hazard-free logic with multiple-input changes, exact two-level minimization. Nowick, S.M., +, T-CAD Aug 95 986-997

hierarchical VLSI designs, squashing. Kaser, O., T-CAD Nov 95

1398-1402 high-level DSP synthesis, concurrent algm. Ching-Yi Wang, +, T-CAD

Mar 95 274-295 HYPER-LP, high-level synthesis syst., appl. specific datapath intensive CMOS ccts. Chandrakasan, A.P., +, T-CAD Jan 95 12-31

IC layouts comparison with HDL models, formal verif. tech. Kam, T., +, T-CAD Apr 95 503-509

interconnect capacits. of ICs, automatic model generation. Choudhury, U., + , T-CAD Apr 95 470-480

iter. logic arrays, layout generation, LILA program. Qinghong Wu, +,

T-CAD Nov 95 1359-1369 logic cct. design, spectral coeffs. Thornton, M.A., +, T-CAD Nov 95

1328-1341 micro-rollback self-recovery synthesis tech. Raghavendra, V., +, T-CAD

Sep 95 1171-1179 min-cut replication in partitioned networks. Hwang, L.J., +, T-CAD Jan 95 96-106

MOS analog IC design automation, automated cct. correction, qualitat. reasoning. Makris, C.A., +, T-CAD Feb 95 239-254

MOS analog IC design automation, automated cct. generation, concepts and methods. Toumazou, C., +, T-CAD Feb 95 218-238

MOSFET ccts., relax.-based transient sensitivity computations. Chen-Jung Chen, +, T-CAD Feb 95 173-185

multiple design error correction for combinat. ccts. and finite state machines. Pomeranz, I., +, T-CAD Feb 95 255-264

non-tree routing topologies for VLSI layout. McCoy, B.A., +, T-CAD Jun 95 780-784

over-the-cell channel routing and pin assignment. Her, T.W., +, T-CAD Jun 95 766-772

path-oriented algm. for cell selection problem. *Moon Jung Chung*, +, T-CAD Mar 95 296-307

perform.-driven routing tree design, Prim-Dijkstra tradeoffs. *Alpert, C.J.*, + , *T-CAD Jul 95* 890-896

quadratic zero-one prog.-based synthesis of appl.-specific data paths. Geurts, W., +, T-CAD Jan 95 1-11

replication cut for two-way partitioning in VLSI cct. layout. *Lung-Tien Liu*, +, *T-CAD May 95* 623-630

row-based placement, simulated annealing, hierarchical algm., MCNC benchmark ccts. Wern-Jieh Sun, +, T-CAD Mar 95 349-359

segmented channel routing problem, complexity. Wing Ning Li, T-CAD Apr 95 518-523

SIÉRA, unified framework for prototyping of syst.-level hardware/software. *Srivastava*, M., +, T-CAD Jun 95 676-693

single scan chain in VLSI designs, reconfig. techs. *Narayanan*, S., +, T-CAD Jun 95 750-765

SOG arrays, min-cut placement, global objective fns. *Takahashi, K.,* +, *T-CAD Apr 95* 434-446

SPICE dc operating point anal., identifying unstable operating points, IC design. Green, M.M., +, T-CAD Mar 95 360-370 ctacked by property in CMOS analog cets, automatic generation along

stacked layouts in CMOS analog ccts., automatic generation algm. Malavasi, E., +, T-CAD Jan 95 107-122

stack of equal width components, folding tech. for chip archits. Thanvantri, V., +, T-CAD Jun 95 775-780

std. cells, pin permutation algm. for improving over-the-cell channel routing. Chen, C.Y.R., +, T-CAD Aug 95 1030-1037

std.-cell VLSI cct. design, timing/area optim. Weitong Chuang, +, T-CAD Mar 95 308-320

STYLE, stat. IC design based on perform. macromodeling. Chen, J., \pm , T-CAD Jul 95 794-802

submicron LSI layout, perform. driven spacing algms. Onozawa, A., \pm , T-CAD Jun 95 707-719

symbolic trajectory eval. and BDDs, theorem prover, VLSI design. Hazelhurst, S., +, T-CAD Apr 95 413-422

TCAD syst., VISTA user interface and task level. *Halama, S.,* + , *T-CAD Oct 95* 1208-1222

TRACER-fpga, router for RAM-based FPGAs. Ching-Dong Chen, +, T-CAD Mar 95 371-374

two-way partitioning, optim. by iter. improvement, expt. eval. *Ching-Wei Yeh*, +, *T-CAD Feb* 95 145-153

VLSI, area minimization for floorplans. Peichen Pan, +, T-CAD Jan 95 123-132

VLSI cct. performs., worst-case anal. and optim. *Dharchoudhury*, A., +, T-CAD Apr 95 481-492

VLSI layout CAD, optimal net assignment, constraints. *Ting-Chi Wang*, +, *T-CAD Feb 95* 265-269

VLSI multiway partitioning via geometric embeddings, orderings, and dyn. prog. *Alpert*, *C.J.*, + , *T-CAD Nov 95* 1342-1358

VLSI, optimal wiresizing under Elmore delay model. *Gong, J.J.*, +, *T-CAD Mar 95* 321-336

VLSI routing perform.-driven channel pin assignment algms. *Her*, *T.W.*, +, *T-CAD Jul 95* 849-857

VLSI timing optim. by gate resizing and crit. path ident. Chen-Liang Fang, +, T-CAD Feb 95 201-217

VLSI voltage depend. capacitance model, mfg. proc. effects on voltage coeffs. *Ito*, A., T-CAD Sep 95 1093-1097

workflow mgt., task schema. Brockman, J.B., + , T-CAD Oct 95 1257-1267

Design automation software

ECL ccts., functional verification algm. *Brauer*, E.J., + , *T-CAD Dec 95* 1546-1556

SpecCharts, VHDL front-end for embedded systs. Vahid, F., +, T-CAD Jun 95 694-706

Design automation software; cf. Hardware design languages; SPICE Design for testability

area-efficient testable designs, behavioral synthesis, hardware sharing and partial scan. *Potkonjak*, M., +, T-CAD Sep 95 1141-1154

area-time optimal testable adders, generation method. Becker, B., +, T-CAD Sep 95 1049-1066

behavioral level testability, partial scan cost minimization. *Potkonjak, M.,* + , *T-CAD May 95* 531-546

C-testable iter. logic arrays, BIST. *Gala, M.,* +, *T-CAD Nov 95* 1388-1398 current-mode ADCs, test gen. and concurrent error detect. *Chin-Long Wey,* +, *T-CAD Oct 95* 1291-1298

delay testable logic ccts., energy models for test/design. *Chakradhar, S.T.*, + , *T-CAD Jun 95* 728-739

large ccts., testable design, partition and resynthesis. Kanjilal, S., \pm , $T\text{-}CAD\ Oct\ 95\ 1268\text{-}1276$

logic ccts., delay-fault testability of logic ccts. *El-Maleh*, *A.H.*, +, *T-CAD May 95* 582-590

path delay fault testability synthesis, tautology-based untestability ident./factorization. Fuchs, K., T-CAD Dec 95 1470-1479

path-delay-fault testable nonscan seq. ccts. Wuudiann Ke, +, T-CAD M 95 576-582

pseudo-exhaustive testing, VLSI ccts., cct. partitioning and test generate method. Wen-Ben Jone, +, T-CAD Mar 95 374-384

reducing test appl. time, full scan ccts. Pradhan, D.K., +, T-CAD Decc 1577-1586

single scan chain in VLSI designs, reconfig. techs. *Narayanan, S., T-CAD Jun 95* 750-765

synthesis for testability techs. Keutzer, K., +, T-CAD Dec 95 1569-15

Design methodology; cf. Design automation

Detectors

built-in current sens. for static CMOS realizations. *Jien-Chung Lo, T-CAD Nov 95* 1402-1407 magnetotransistors, mag. field sensit. modelling, HSPICE. *Salim, A.*

T-CAD Apr 95 464-469

Diagnosis; cf. Fault diagnosis Dielectric films

BPSG insulating film thermal flow, 3D modeling, surface diffusi Fujinaga, M., +, T-CAD May 95 631-638

Differential equations; cf. Laplace equations; Stochastic differential equitions

Diffusion processes

BPSG insulating film thermal flow, 3D modeling, surface diffusi Fujinaga, M., +, T-CAD May 95 631-638

MOSFET device simul., optimum artificial diffusivity, flux ded discretization. *Ting-Wei Tang*, +, *T-CAD Nov 95* 1309-1315

Digital-analog conversion

Nyquist data converters, verif., behavioral simul. Liu, E., +, T-CAD A 95 493-502

Digital filters; cf. FIR digital filters; IIR digital filters

Digital integrated circuits

controllable self-checking checkers for conditional concurrent checki Tarnick, S., T-CAD May 95 547-553

single scan chain in VLSI designs, reconfig. techs. *Narayanan, S., T-CAD Jun 95* 750-765

Digital integrated circuits; cf. Bipolar digital integrated circuits; Mix analog-digital integrated circuits

Digital signal processors

force-directed scheduling in high-throughput DSP systs. Verhae W.F.J., +, T-CAD Aug 95 945-960

high-level DSP synthesis, concurrent algm. Ching-Yi Wang, +, T-C. Mar 95 274-295

Digital system fault diagnosis

act. timing multilevel fault-simul., switch-level accuracy. Meyer, W., T-CAD Oct 95 1241-1256

Digital systems

max.-rate single-phase closed pipeline clocking including was pipelining/stoppability/startability. Chang, C.-H., +, T-CAD Dec 1526-1545

Diodes; cf. Semiconductor diodes

Directed graphs

2D cellular automata for parallel logic and fault simul. *Yih-Lang Li, T-CAD Jun 95* 740-749

Directed graphs; cf. Petri nets

Discrete time filters; cf. Switched capacitor filters

Dissipative circuits; cf. Lossy circuits Dissipative systems; cf. Lossy systems

Distortion; cf. Delay effects

Distributed parameter circuits

CFH, complex freq. hopping anal. of interconnect networks. *Chiprout*, +, *T-CAD Feb* 95 186-200

Dynamic programming

area-time optimal testable adders, generation method. *Becker, B., T-CAD Sep 95* 1049-1066

stacked layouts in CMOS analog ccts., automatic generation alg Malavasi, E., +, T-CAD Jan 95 107-122

VLSI multiway partitioning via geometric embeddings, orderings, a dyn. prog. Alpert, C.J., +, T-CAD Nov 95 1342-1358

E

ECL; cf. Emitter coupled logic

Eigenvalues/eigenfunctions

CFH, complex freq. hopping anal. of interconnect networks. *Chiprout*, +, *T-CAD Feb* 95 186-200

VLSI multiway partitioning via geometric embeddings, orderings, a dyn. prog. Alpert, C.J., +, T-CAD Nov 95 1342-1358

Eigenvalues/eigenfunctions; cf. Poles and zeros

Electric variables; cf. Capacitance

Electric variables measurement; cf. Current measurement

Electromagnetic analysis

photolithography, massively parallel EM simul. Wong, A.K., +, T-CAD Oct 95 1231-1240

Electromagnetic interference; cf. Crosstalk

Electromagnetic transient analysis; cf. Switching transients

Emitter coupled logic

functional verification algm. Brauer, E.J., +, T-CAD Dec 95 1546-1556

path-delay-fault testable nonscan seq. ccts. Wuudiann Ke, +, T-CAD May 95 576-582

Equivalent circuits

magnetotransistors, mag. field sensit. modelling, HSPICE. Salim, A., +, T-CAD Apr 95 464-469

quantum electronic devices, device and cct. simul. Mohan, S., +, T-CAD Jun 95 653-662

VLSI RC parasitics modeling based on network reduction algm. Niewczas, M., +, T-CAD Feb 95 137-144

Estimation

combinat. ccts., fault coverage estim. by test vector sampling. Heragu, K., + , T-CAD May 95 590-596

correction to "Fault coverage estimation by test vector sampling" (May 95 590-596). Heragu, K., +, T-CAD Aug 95 1037

Estimation; cf. Delay estimation; Yield estimation

Etching

cellular based topography simul., algms. and models. Strasser, E., +, T-CAD Sep 95 1104-1114

IC proc. simul., grid adaption. Law, M.E., T-CAD Oct 95 1223-1230

Fabrication; cf. Integrated circuit fabrication

Fault diagnosis

current-mode ADCs, test gen. and concurrent error detect. Chin-Long Wey, + , T-CAD Oct 95 1291-1298

uneven fault coverage in ICs, quality reduction. Maxwell, P.C., T-CAD May 95 603-607

Fault diagnosis; cf. Digital system fault diagnosis; Logic circuit fault diagnosis

Fault tolerance

non-tree routing topologies for VLSI layout. McCoy, B.A., +, T-CAD Jun 95 780-784

Fault tolerance; cf. Computer fault tolerance

FDTD methods

photolithography, massively parallel EM simul. Wong, A.K., +, T-CAD Oct 95 1231-1240

Feedback amplifiers; cf. Operational amplifiers

Feedback circuits

CMOS ccts., current testability anal. of feedback bridging faults. Roca, M., +, T-CAD Oct 95 1299-1305

FET analog integrated circuits; cf. MOS analog integrated circuits

FET digital integrated circuits; cf. MOS digital integrated circuits

FET integrated circuits; cf. MOS integrated circuits

FET logic devices; cf. MESFET logic devices

FETs; cf. MESFETs

Films; cf. Dielectric films

Filters; cf. FIR digital filters; IIR digital filters; Switched capacitor filters Finite automata; cf. Cellular automata; Finite state machines

Finite difference methods

interconnect capacits. of ICs, automatic model generation. Choudhury, U., + , T-CAD Apr 95 470-480

TRASIM, 2D transient simulator for planar semicond. devices. Obrecht, M.S., +, T-CAD Apr 95 447-458

VLSI RC parasitics modeling based on network reduction algm. Niewczas, M., +, T-CAD Feb 95 137-144

Finite difference time domain methods; cf. FDTD methods

Finite duration impulse response digital filters; cf. FIR digital filters Finite element methods

hydrodyn. semicond. eqns., Taylor-Galerkin FEA. Bova, S., +, T-CAD Dec 95 1437-1444 SiGe heterojunction devices, finite element anal. Krishna, G.H.R., +,

T-CAD Jul 95 803-814

Finite state machines

asynchronous ccts., state assignment problem for event-based specs. Lavagno, L., + , T-CAD Jan 95 45-60

C-testable iter. logic arrays, BIST. Gala, M., +, T-CAD Nov 95 1388-1398 delay-insensitive cct. behavior, realizability and synthesis. Leung, S.C., +, T-CAD Jul 95 833-848

IC layouts comparison with HDL models, formal verif. tech. Kam, T., +, T-CAD Apr 95 503-509

large ccts., testable design, partition and resynthesis. Kanjilal, S., \pm , T-CAD Oct 95 1268-1276

multiple design error correction for combinat. ccts. and finite state machines. Pomeranz, I., +, T-CAD Feb 95 255-264

path-delay-fault testable nonscan seq. ccts. Wuudiann Ke, +, T-CAD May 95 576-582

seq. cct. test fn. embedding algms., interconnected finite state machines. Kanjilal, S., +, T-CAD Sep 95 1115-1127

FIR digital filters

symbolic anal. of SC filtering networks, sig. flow graphs. Fino, M.H., +, T-CAD Jul 95 858-867

Flip-flops

act. timing multilevel fault-simul., switch-level accuracy. Meyer, W., +, T-CAD Oct 95 1241-1256

pseudo-exhaustive built-in TPG for seq. ccts. Kagaris, D., +, T-CAD Sep 95 1160-1171

Flow graphs; cf. Data flow graphs; Signal flow graphs

Frequency domain analysis

CFH, complex freq. hopping anal. of interconnect networks. *Chiprout, E.,* +, *T-CAD Feb* 95 186-200

Functional analysis

combinat. logic cct. delay, functional timing anal., ATPG. Ashar, P., +, T-CAD Aug 95 1025-1030

Functions; cf. Boolean functions; Transfer functions

Fuzzy sets

FPAD, fuzzy nonlin. prog. approach, analog cct. design. Fares, M., +, T-CAD Jul 95 785-793

G

Galerkin's method; cf. Moment methods

Gallium materials/devices

GaAs DCFL ccts., timing macromodels. Kayssi, A.I., +, T-CAD Mar 95 384-393

Genetic algorithms

datapath synthesis, problem-space genetic algm. Dhodhi, M.K., +, T-CAD Aug 95 934-944

Germanium materials/devices

heterojunction devices, FEA. Krishna, G.H.R., +, T-CAD Jul 95 803-814

Glass materials/devices

BPSG insulating film thermal flow, 3D modeling, surface diffusion. Fujinaga, M., +, T-CAD May 95 631-638

Gradient methods

3D MOSFET simul., massively parallel computation, splitting-up operator. Odanaka, S., +, T-CAD Jul 95 824-832

Graph theory

cell-based hierarchical pitchmatching compaction. So-Zen Yao, +, T-CAD Apr 95 523-526

generalized optimum path search. Tetelbaum, A.Y., T-CAD Dec 95 1586-1590

global routing of ICs, crossing distrib. problem. Marek-Sadowska, M., +, T-CAD Apr 95 423-433

min-cut replication in partitioned networks. Hwang, L.J., +, T-CAD Jan 95 96-106

non-tree routing topologies for VLSI layout. McCoy, B.A., +, T-CAD Jun 95 780-784

path-oriented algm. for cell selection problem. Moon Jung Chung, +, T-CAD Mar 95 296-307

PLA minimization, graph-based output phase assignment. Yanbing Xu, +, T-CAD May 95 613-622

pseudo-exhaustive built-in TPG for seq. ccts. Kagaris, D., +, T-CAD Sep 95 1160-1171

pseudo-exhaustive testing, VLSI ccts., cct. partitioning and test generation method. Wen-Ben Jone, +, T-CAD Mar 95 374-384

replication cut for two-way partitioning in VLSI cct. layout. Lung-Tien Liu, +, T-CAD May 95 623-630

stacked layouts in CMOS analog ccts., automatic generation algm. Malavasi, E., +, T-CAD Jan 95 107-122

V4R multilayer MCM/PCB router based on four-via routing. Kei-Yong Khoo, +, Ť-CAD Oct 95 1277-1290

VLSI multiway partitioning via geometric embeddings, orderings, and dyn. prog. *Alpert, C.J.*, + , *T-CAD Nov 95* 1342-1358

Graph theory; cf. Data flow graphs; Directed graphs; Signal flow graphs; Trees (graphs)

Н

Hardware design languages

IC layouts comparison with HDL models, formal verif. tech. Kam, T., +, T-CAD Apr 95 503-509

SpecCharts, VHDL front-end for embedded systs. Vahid, F., +, T-CAD Jun 95 694-706

Harmonic distortion

Nyquist data converters, verif., behavioral simul. Liu, E., +, T-CAD Apr 95 493-502

HDL; cf. Hardware design languages

Heterojunction bipolar transistors

SiGe heterojunction devices, finite element anal. Krishna, G.H.R., +, T-CAD Jul 95 803-814

High-speed integrated circuits CMOS VLSI digital ccts., delay optim., transistor reordering. Carlson, B.S., +, T-CAD Oct 95 1183-1192

I

Identification

path delay fault testability synthesis, tautology-based untestability ident./factorization. Fuchs, K., T-CAD Dec 95 1470-1479

IGFETs; cf. MOSFETs

IIR digital filters

symbolic anal. of SC filtering networks, sig. flow graphs. Fino, M.H., \pm , T-CAD Jul 95 858-867

Inductive transducers; cf. Magnetic transducers

Inference mechanisms

MOS analog IC design automation, automated cct. correction, qualitat.

reasoning. Makris, Č.A., +, T-CAD Feb 95 239-254 symbolic trajectory eval. and BDDs, theorem prover, VLSI design. Hazelhurst, S., +, T-CAD Apr 95 413-422

Infinite duration impulse response digital filters; cf. IIR digital filters Information theory; cf. Encoding

Integer programming

cell-level analog ccts., integer prog. based topol. selection. Maulik, P.C., , T-CAD Apr 95 401-412

VLSI routing perform.-driven channel pin assignment algms. Her, T.W., T-CAD Jul 95 849-857

Integral equations; cf. Moment methods

Integrated circuit design

behavioral level testability, partial scan cost minimization. Potkonjak, M., + , T-CAD May 95 531-546

cell-level analog ccts., integer prog. based topol. selection. Maulik, P.C., + , T-CAD Apr 95 401-412

clustering of ccts., stochastic flow injection method. Ching-Wei Yeh, +, T-CAD Feb 95 154-162

concurrent test of mixed-sig. ccts., analog checkers, absol. and relative tolerances. Kolarik, V., +, T-CAD May 95 607-612

 C_{∞} -continuous small-sig. model for MOS transistor in normal operation, IC simul. Iniguez, B., +, T-CAD Feb 95 163-166

flow-oriented cct. clustering, accel. Ching-Wei Yeh, T-CAD Oct 95 1305-1308

FPAD, fuzzy nonlin. prog. approach, analog cct. design. Fares, $M_{\rm o}$ + , $T\text{-}CAD\,Jul\,95\,785\text{-}793$

GaAs DCFL ccts., timing macromodels. Kayssi, A.I., +, T-CAD Mar 95 384-393

hierarchical VLSI designs, squashing. Kaser, O., T-CAD Nov 95 1398-1402

high-level DSP synthesis, concurrent algm. Ching-Yi Wang, +, T-CAD Mar 95 274-295

MOS analog IC design automation, automated cct. correction, qualitat. reasoning. Makris, C.A., +, T-CAD Feb 95 239-254

MOS analog IC design automation, automated cct. generation, concepts and methods. *Toumazou*, C., +, *T-CAD Feb 95* 218-238 MOSFET ccts., relax.-based transient sensitivity computations.

Chen-Jung Chen, +, T-CAD Feb 95 173-185 SIERA, unified framework for prototyping of sy hardware/software. Srivastava, M., +, T-CAD Jun 95 676-693 syst.-level

single scan chain in VLSI designs, reconfig. techs. Narayanan, S., +, T-CAD Jun 95 750-765

SPICE dc operating point anal., identifying unstable operating points, IC

design. *Green, M.M.*, +, *T-CAD Mar 95* 360-370 STYLE, stat. IC design based on perform. macromodeling. *Chen, J.*, +, T-CAD Jul 95 794-802

symbolic trajectory eval. and BDDs, theorem prover, VLSI desi Hazelhurst, S., +, T-CAD Apr 95 413-422

two-way partitioning, optim. by iter. improvement, expt. eval. Ching-I Yeh, +, T-CAD Feb 95 145-153

VLSI cct. performs., worst-case anal. and optim. Dharchoudhury, A., T-CAD Apr 95 481-492

VLSI voltage depend. capacitance model, mfg. proc. effects on voltage coeffs. Ito, A., T-CAD Sep 95 1093-1097

workflow mgt., task schema. Brockman, J.B., +, T-CAD Oct 1257-1267

Integrated circuit design; cf. Hardware design languages; Layout of iri grated circuits

Integrated circuit fabrication

uneven fault coverage in ICs, quality reduction. Maxwell, P.C., T-C. May 95 603-607

Integrated circuit fabrication; cf. Lithography

Integrated circuit interconnections

automatic model generation for interconnect capacits. Choudhury, U., T-CAD Apr 95 470-480

CFH, complex freq. hopping anal. of interconnect networks. Chiprout, + , T-CAD Feb 95 186-200

compacted cells, min. area joining. Seonghun Cho, +, T-CAD Jul 903-909

MCM lossy coupled transm. line trees, time domain response, effici approx. Sriram, M., +, T-CAD Aug 95 1013-1024 perform.-driven routing tree design, Prim-Dijkstra tradeoffs. Alpert, C

+ , T-CAD Jul 95 890-896 VLSI, optimal wiresizing under Elmore delay model. Gong, J.J.,

T-CAD Mar 95 321-336

Integrated circuit manufacture; cf. Integrated circuit fabrication Integrated circuit metallization; cf. Integrated circuit interconnections Integrated circuit modeling

CMOS mixed sig. ccts., substr. coupling models based on Voron tesselation. Wemple, I.L., +, T-CAD Dec 95 1459-1469

combinat. logic cct. delay, functional timing anal., ATPG. Ashar, P., T-CAD Aug 95 1025-1030

digital MOS macromodel accuracy improvement, series transis reduction. Jeong-Taek Kong, +, T-CAD Jul 95 868-881

GaAs DCFL ccts., timing macromodels. Kayssi, A.I., +, T-CAD Mar 384-393

HDL models comparison with layouts, formal verif. tech. Kam, T., T-CAD Apr 95 503-509 interconnect capacits. of ICs, automatic model generation. Choudhury,

+ , T-CAD Apr 95 470-480 Nyquist data converters, verif., behavioral simul. Liu, E., +, T-CAD A

95 493-502 STYLE, stat. IC design based on perform. macromodeling. Chen, J.,

T-CAD Jul 95 794-802

VLSI cct. performs., worst-case anal. and optim. Dharchoudhury, A., T-CAD Apr 95 481-492

VLSI RC parasitics modeling based on network reduction algm. *Niewcz M.*, +, *T-CAD Feb 95* 137-144

VLSI voltage depend. capacitance model, mfg. proc. effects on voltage coeffs. Ito, A., T-CAD Sep 95 1093-1097

Integrated circuit noise

Nyquist data converters, verif., behavioral simul. Liu, E., +, T-CAD A 95 493-502

VLSI cct. performs., worst-case anal. and optim. *Dharchoudhury, A., T-CAD Apr 95* 481-492

Integrated circuit packaging; cf. Multichip modules

Integrated circuit reliability

CMOS VLSI digital ccts., power/ground buses, pattern independent m current estim. Kriplani, H., +, T-CAD Aug 95 998-1012

non-tree routing topologies for VLSI layout. McCoy, B.A., +, T-CAD J 95 780-784

Integrated circuits; cf. Analog integrated circuits; Application specific in grated circuits; Digital integrated circuits; High-speed integrated c cuits; Large-scale integration; Monolithic integrated circuits

Integrated circuit testing 12th IEEE VLSI Test Symposium, selected papers (special issue). T-C. May 95 529-612

act. test set compaction for combinat. ccts. Jau-Shien Chang, +, T-C. Nov 95 1370-1378

BiCMOS gates, open faults, detect. and anal. Ma, S.C., +, T-CAD May 567-575

BIST for VLSI ccts., test embedding, discrete logarithms. Lempel, M., T-CAD May 95 554-566

BIST lin. compactors, fast signature comp. algm. Lambidonis, D., T-CAD Aug 95 1037-1044

built-in current sens. for static CMOS realizations. Jien-Chung Lo, T-CAD Nov 95 1402-1407

cct.-level dictionaries of CMOS bridging faults. Lee, T., +, T-CAD May 95 596-603

CMOS ccts., current testability anal. of feedback bridging faults. Roca, M., +, T-CAD Oct 95 1299-1305

combinat. logic cct. delay, functional timing anal., ATPG. Ashar, P., +, T-CAD Aug 95 1025-1030

concurrent test of mixed-sig. ccts., analog checkers, absol. and relative tolerances. *Kolarik, V., +, T-CAD May 95* 607-612 controllable self-checking checkers for conditional concurrent checking. *Tarnick, S., T-CAD May 95* 547-553

C-testable iter. logic arrays, BIST. Gala, M., +; T-CAD Nov 95 1388-1398 current-mode ADCs, test gen. and concurrent error detect. Chin-Long Wey, -, T-CAD Oct 95 1291-1298

delay testable logic ccts., energy models for test/design. Chakradhar, S.T., T-CAD Jun 95 728-739

multiple-input signature registers in BIST designs, shrinkage. Savir, J., T-CAD Nov 95 1379-1387

pseudo-exhaustive built-in TPG for seq. ccts. Kagaris, D., +, T-CAD Sep 95 1160-1171

pseudo-exhaustive testing, VLSI ccts., cct. partitioning and test generation method. Wen-Ben Jone, +, T-CAD Mar 95 374-384

seq. ccts., test efficiency anal. of random self-test. Pilarski, S., T-CAD Aug 95 1044-1045

seq. ccts. with scan, full or partial, test appl. time reduction. Soo Young Lee, +, T-CAD Sep 95 1128-1140

single scan chain in VLSI designs, reconfig. techs. Narayanan, S., +,

T-CAD Jun 95 750-765

uneven fault coverage in ICs, quality reduction. Maxwell, P.C., T-CAD May 95 603-607

untestable fault ident. in seq. ccts., combinat. ATPG theorems. *Agrawal*, *V.D.*, +, *T-CAD Sep 95* 1155-1160

nterconnected circuits

large ccts., testable design, partition and resynthesis. Kanjilal, S., +, T-CAD Oct 95 1268-1276

seq. cct. test fn. embedding algms., interconnected finite state machines. Kanjilal, S., +, T-CAD Sep 95 1115-1127

nterconnected circuits; cf. Large-scale circuits

nterconnections; cf. Integrated circuit interconnections

nterpolation; cf. Digital-analog conversion terative logic arrays; cf. Cellular logic arrays

terative methods

3D MOSFET simul., massively parallel computation, splitting-up operator. Odanaka, S., +, T-CAD Jul 95 824-832

cross point assignment, global rerouting for general-archit. designs. Wen-Chung Kao, +, T-CAD Mar 95 337-348

explicit method for resoln. of semicond. device eqns. Pleumeekers, J.L., T-CAD Apr 95 459-463

levelized incomplete LU factorization, large-scale cct. simul. appl. Eickhoff, K.-M., +, T-CAD Jun 95 720-727

MOSFET ccts., relax.-based transient sensitivity computations. Chen-Jung Chen, +, T-CAD Feb 95 173-185 multilevel logic optim. by redundancy addit. and removal. Entrena, L.A.,

T-CAD Jul 95 909-916

TRASIM, 2D transient simulator for planar semicond. devices. Obrecht, M.S., +, T-CAD Apr 95 447-458

two-way partitioning, optim. by iter. improvement, expt. eval. Ching-Wei Yeh, +, T-CAD Feb 95 145-153

VLSI bipolar cct. simul. techs. based on waveform relax. Wen Fang, +, T-CAD Apr 95 510-518

VLSI layout CAD, optimal net assignment, constraints. Ting-Chi Wang, + , T-CAD Feb 95 265-269

J

lacobian matrices

submicron devices, modeling and simul., transport effects and charact. modes. Jerome, J.W., +, T-CAD Aug 95 917-923

K

∠nowledge based systems

symbolic anal. of SC filtering networks, sig. flow graphs. Fino, M.H., +, T-CAD Jul 95 858-867

Japlace equations

VLSI RC parasitics modeling based on network reduction algm. Niewczas, M., +, T-CAD Feb 95 137-144

Laplace transforms

lin. cct. anal. by Pade approx. via Lanczos proc. Feldmann, P., +, T-CAD May 95 639-649

Large-scale circuits

large ccts., testable design, partition and resynthesis. Kanjilal, S., +, T-CAD Oct 95 1268-1276

levelized incomplete LU factorization, large-scale cct. simul. appl. Eickhoff, K.-M., +, T-CAD Jun 95 720-727

Large-scale circuits; cf. Interconnected circuits

Large-scale integration

submicron LSI layout, perform. driven spacing algms. Onozawa, A., +, T-CAD Jun 95 707-719

Large-scale integration; cf. Ultra-large-scale integration; Very-large-scale integration

Large-scale systems; cf. Sparse matrices

Lavout

cell-based hierarchical pitchmatching compaction. So-Zen Yao, +, T-CAD Apr 95 523-526

channel routing hierarchical pin permutation, preprocessor. Chen, C.Y.R., + , T-CAD Jul 95 896-903

compacted cells, min. area joining. Seonghun Cho, +, T-CAD Jul 95 903-909

cross point assignment, global rerouting for general-archit. designs. Wen-Chung Kao, +, T-CAD Mar 95 337-348

FPGA designs, delay minimization, combining technol. mapping and placement. Chau-Shen Chen, +, T-CAD Sep 95 1076-1084

global routing of ICs, crossing distrib. problem. Marek-Sadowska, M., +, T-CAD Apr 95 423-433

non-tree routing topologies for VLSI layout. McCoy, B.A., +, T-CAD Jun 95 780-784

over-the-cell channel routing and pin assignment. Her, T.W., +, T-CAD Jun 95 766-772

perform.-driven routing tree design, Prim-Dijkstra tradeoffs. Alpert, C.J., + , T-CAD Jul 95 890-896

row-based placement, simulated annealing, hierarchical algm., MCNC benchmark ccts. Wern-Jieh Sun, +, T-CAD Mar 95 349-359

segmented channel routing problem, complexity. Wing Ning Li, T-CAD Apr 95 518-523

stack of equal width components, folding tech. for chip archits. Thanvantri, V., +, T-CAD Jun 95 775-780

std. cells, pin permutation algm. for improving over-the-cell channel routing. Chen, C.Y.R., +, T-CAD Aug 95 1030-1037

TRACER-fpga, router for RAM-based FPGAs. Ching-Dong Chen, +, T-CAD Mar 95 371-374

V4R multilayer MCM/PCB router based on four-via routing. Kei-Yong Khoo, + , Ť-CAD Oct 95 1277-1290 VLSI layout CAD, optimal net assignment, constraints. Ting-Chi Wang,

T-CAD Feb 95 265-269 VLSI, optimal wiresizing under Elmore delay model. Gong, J.J., +,

T-CAD Mar 95 321-336

VLSI routing perform.-driven channel pin assignment algms. *Her*, *T.W.*, + , *T-CAD Jul 95* 849-857 Layout of circuit boards

V4R multilayer MCM/PCB router based on four-via routing. Kei-Yong Khoo, +, T-CAD Oct 95 1277-1290

Layout of integrated circuits

area-time optimal testable adders, generation method. Becker, B., +, T-CAD Sep 95 1049-1066

ASIC row-based cell placement method utilizing cct. structural props. Yu-Wen Tsay, +, T-CAD Mar 95 393-397

cell-based hierarchical pitchmatching compaction. So-Zen Yao, +, T-CAD Apr 95 523-526

CFH, complex freq. hopping anal. of interconnect networks. *Chiprout, E.,* +, *T-CAD Feb 95* 186-200

channel routing hierarchical pin permutation, preprocessor. Chen, C.Y.R., + , T-CAD Jul 95 896-903

compacted cells, min. area joining. Seonghun Cho, +, T-CAD Jul 95 903-909

cross point assignment, global rerouting for general-archit. designs. Wen-Chung Kao, +, T-CAD Mar 95 337-348

global routing of ICs, crossing distrib. problem. Marek-Sadowska, M., +, T-CAD Apr 95 423-433

HDL models comparison with layouts, formal verif. tech. Kam, T., +, T-CAD Apr 95 503-509

interconnect capacits. of ICs, automatic model generation. Choudhury, U., T-CAD Apr 95 470-480

iter. logic arrays, layout generation, LILA program. Qinghong Wu, +, T-CAD Nov 95 1359-1369

near-optimal crit. sink routing tree constr. Boese, K.D., +, T-CAD Dec 95 1417-1436

non-tree routing topologies for VLSI layout. McCoy, B.A., +, T-CAD Jun 95 780-784

over-the-cell channel routing and pin assignment. Her, T.W., +, T-CAD Jun 95 766-772

path-oriented algm. for cell selection problem. Moon Jung Chung, +, T-CAD Mar 95 296-307

perform.-driven routing tree design, Prim-Dijkstra tradeoffs. Alpert, C.J., + , T-CAD Jul 95 890-896

row-based placement, simulated annealing, hierarchical algm., MCNC benchmark ccts. Wern-Jieh Sun, +, T-CAD Mar 95 349-359

segmented channel routing problem, complexity. Wing Ning Li, T-CAD Apr 95 518-523

SOG arrays, min-cut placement, global objective fns. Takahashi, K., +, T-CAD Apr 95 434-446

stacked layouts in CMOS analog ccts., automatic generation algm. Malavasi, E., +, T-CAD Jan 95 107-122

stack of equal width components, folding tech. for chip archits. Thanvantri, V., +, T-CAD Jun 95 775-780

std. cells, pin permutation algm. for improving over-the-cell channel routing. Chen, C.Y.R., +, T-CAD Aug 95 1030-1037

std.-cell VLSI cct. design, timing/area optim. Weitong Chuang, +, T-CAD

submicron LSI layout, perform. driven spacing algms. Onozawa, A., +, T-CAD Jun 95 707-719

TRACER-fpga, router for RAM-based FPGAs. Ching-Dong Chen, +, T-CAD Mar 95 371-374

VLSI, area minimization for floorplans. Peichen Pan, +, T-CAD Jan 95 123-132

VLSI layout CAD, optimal net assignment, constraints. Ting-Chi Wang, + , T-CAD Feb 95 265-269

VLSI, optimal wiresizing under Elmore delay model. Gong, J.J., +, T-CAD Mar 95 321-336

VLSI timing optim. by gate resizing and crit. path ident. Chen-Liang Fang, $\,$ + , $\it T\text{-}CAD\ Feb\ 95\ 201\text{-}217}$

Linear circuits

Pade approx., Lanczos proc., PVL algm. Feldmann, P., +, T-CAD May 95 639-649

Linear integrated circuits; cf. Analog integrated circuits

Linear programming

cell-based hierarchical pitchmatching compaction. So-Zen Yao, +, T-CAD Apr 95 523-526

submicron LSI layout, perform. driven spacing algms. Onozawa, A., +, T-CAD Jun 95 707-719

VLSI routing perform.-driven channel pin assignment algms. Her, T.W., + , T-CAD Jul 95 849-857

Linear programming; cf. Integer programming

Lithography

cellular based topography simul., algms. and models. Strasser, E., +, T-CAD Sep 95 1104-1114

Lithography; cf. Photolithography

Logic; cf. Inference mechanisms; Multivalued logic

Logic arrays

ASIC row-based cell placement method utilizing cct. structural props. Yu-Wen Tsay, +, T-CAD Mar 95 393-397

cross point assignment, global rerouting for general-archit. designs. Wen-Chung Kao, +, T-CAD Mar 95 337-348

C-testable iter. logic arrays, BIST. Gala, M., +, T-CAD Nov 95 1388-1398 iter. logic arrays, layout generation, LILA program. Qinghong Wu, +, T-CAD Nov 95 1359-1369

SOG arrays, min-cut placement, global objective fns. Takahashi, K., +, T-CAD Apr 95 434-446

VLSI timing optim. by gate resizing and crit. path ident. *Chen-Liang Fang*, +, *T-CAD Feb 95* 201-217

Logic arrays; cf. Cellular logic arrays; Programmable logic arrays

Logic circuit design; cf. Logic design

Logic circuit fault diagnosis

area-time optimal testable adders, generation method. Becker, B., +, T-CAD Sep 95 1049-1066

BiCMOS gates, open faults, detect. and anal. Ma, S.C., +, T-CAD May 95 567-575

BIST for VLSI ccts., test embedding, discrete logarithms. Lempel, M., +, T-CAD May 95 554-566

cct.-level dictionaries of CMOS bridging faults. Lee, T., +, T-CAD May 95 596-603

CMOS ccts., current testability anal. of feedback bridging faults. Roca, M., +, T-CAD Oct 95 1299-1305

delay-fault testability of logic ccts. El-Maleh, A.H., +, T-CAD May 95

delay testable logic ccts., energy models for test/design. Chakradhar, S.T., + , T-CAD Jun 95 728-739

Logic circuit fault diagnosis; cf. Combinational logic circuit fault diagno Logic circuit testing; Sequential logic circuit fault diagnosis

Logic circuits; cf. Asynchronous logic circuits; Combinational logic circu Logic arrays; Logic modules; MOS digital integrated circuits; Mi valued logic circuits; Sequential logic circuits

Logic circuit testing

BIST lin. compactors, fast signature comp. algm. Lambidonis, D., T-CAD Aug 95 1037-1044

built-in current sens. for static CMOS realizations. Jien-Chung Lo, T-CAD Nov 95 1402-1407

controllable self-checking checkers for conditional concurrent check Tarnick, S., T-CAD May 95 547-553

multiple-input signature registers in BIST designs, shrinkage. Savir T-CAD Nov 95 1379-1387

path delay fault testability synthesis, tautology-based untestabi ident./factorization. Fuchs, K., T-CAD Dec 95 1470-1479

single scan chain in VLSI designs, reconfig. techs. Narayanan, S., T-CAD Jun 95 750-765

Logic circuit testing; cf. Asynchronous logic circuit testing; Combination logic circuit testing; Sequential logic circuit testing

Logic design

behavioral level testability, partial scan cost minimization. *Potkonjak*, +, *T-CAD May 95* 531-546

combinat. logic ccts., optim., compatible gates. Damiani, M., +, T-C Nov 95 1316-1327

computing area vs. delay trade-off curves computation, technol. mapp: Chaudhary, K., +, T-CAD Dec 95 1480-1489

C-testable iter. logic arrays, BIST. Gala, M., +, T-CAD Nov 95 1388-1 delay-fault testability of logic ccts. El-Maleh, A.H., +, T-CAD May 582-590

delay testable logic ccts., energy models for test/design. Chakradhar, S + , T-CAD Jun 95 728-739

hazard-free multilevel logic synthesis, multiple-input changes, bir decision diags. Lin, B., +, T-CAD Aug 95 974-985

max.-rate single-phase closed pipeline clocking including w pipelining/stoppability/startability. Chang, C.-H., +, T-CAD Deca 1526-1545

multiple-input signature registers in BIST designs, shrinkage. Savirg T-CAD Nov 95 1379-1387

path-delay-fault testable nonscan seq. ccts. Wuudiann Ke, +, T-CAD I 95 576-582

row-based placement, simulated annealing, hierarchical algm., MC benchmark ccts. Wern-Jieh Sun, +, T-CAD Mar 95 349-359

spectral coeffs. Thornton, M.A., +, T-CAD Nov 95 1328-1341

Logic design; cf. Logic partitioning

Logic functions

FPGA logic emulation systs., local ratio cut and set covering partition Nan-Chi Chou, +, T-CAD Sep 95 1085-1092

hazard-free multilevel logic synthesis, multiple-input changes, bir decision diags. Lin, B., +, T-CAD Aug 95 974-985

PLA minimization, graph-based output phase assignment. Yanbing Xu, T-CAD May 95 613-622

symmetric fns., delay-testable implements. Ke, W., +, T-CAD Jun

Logic functions; cf. Boolean functions

Logic modules

FPGA designs, delay minimization, combining technol. mapping placement. Chau-Shen Chen, +, T-CAD Sep 95 1076-1084

iter. logic arrays, layout generation, LILA program. Qinghong Wu, T-CAD Nov 95 1359-1369

Logic partitioning

ASIC row-based cell placement method utilizing cct. structural pro Yu-Wen Tsay, +, T-CAD Mar 95 393-397

asynchronous cct. synthesis, Boolean satisfiability. Jun Gu, +, T-C Aug 95 961-973

datapath synthesis, problem-space genetic algm. Dhodhi, M.K., +, T-C Aug 95 934-944

FPGA logic emulation systs., local ratio cut and set covering partition Nan-Chi Chou, +, T-CAD Sep 95 1085-1092 large ccts., testable design, partition and resynthesis. Kanjilal, S.,

T-CAD Oct 95 1268-1276

min-cut replication in partitioned networks. Hwang, L.J., +, T-CAD 95 96-106

optimum cct. clustering for delay minimization. Rajaraman, R., +, T-Q Dec 95 1490-1495

replication cut for two-way partitioning in VLSI cct. layout. Lung-Liu, +, T-CAD May 95 623-630

seq. cct. test fn. embedding algms., interconnected finite state machi Kanjilal, S., +, T-CAD Sep 95 1115-1127

SOG arrays, min-cut placement, global objective fns. Takahashi, K., T-CAD Apr 95 434-446

std.-cell VLSI cct. design, timing/area optim. Weitong Chuang, +, T-CAD Mar 95 308-320

VLSI bipolar cct. simul. techs. based on waveform relax. Wen Fang, +, T-CAD Apr 95 510-518

VLSI multiway partitioning via geometric embeddings, orderings, and dyn. prog. Alpert, C.J., +, T-CAD Nov 95 1342-1358

Lossy circuits

CFH, complex freq. hopping anal. of interconnect networks. *Chiprout, E.,* + , *T-CAD Feb 95* 186-200

Lossy systems

MCM lossy coupled transm. line trees, time domain response, efficient approx. Sriram, M., +, T-CAD Aug 95 1013-1024

LSI; cf. Large-scale integration

M

Magnetic transducers

magnetotransistors, mag. field sensit. modelling, HSPICE. Salim, A., +, T-CAD Apr 95 464-469

Management

workflow mgt., task schema. Brockman, J.B., + , T-CAD Oct 95 1257-1267

Many valued logic; cf. Multivalued logic circuits; Multivalued logic

Materials processing; cf. Etching
Mathematical programming; cf. Dynamic programming; Linear programming; Nonlinear programming

Mathematics; cf. Functional analysis; Numerical analysis; Optimization methods

Matrices; cf. Jacobian matrices; Moment methods; Sparse matrices

MCM; cf. Multichip modules MESFET logic devices

GaAs DCFL ccts., timing macromodels. Kayssi, A.I., +, T-CAD Mar 95 384-393

MESFETs

submicron devices, modeling and simul., transport effects and charact. modes. *Jerome, J.W., +, T-CAD Aug 95* 917-923

Metal materials/devices; cf. Gallium materials/devices

Metal-semiconductor devices; cf. MESFETs Microprocessors; cf. Digital signal processors

Minimization methods

asynchronous ccts., state assignment problem for event-based specs. Lavagno, L., +, T-CAD Jan 95 45-60

behavioral level testability, partial scan cost minimization. *Potkonjak, M.,* + , *T-CAD May 95* 531-546

delay testable logic ccts., energy models for test/design. Chakradhar, S.T., T-CAD Jun 95 728-739

FPGA designs, delay minimization, combining technol. mapping and placement. Chau-Shen Chen, +, T-CAD Sep 95 1076-1084

hazard-free logic with multiple-input changes, ex minimization. Nowick, S.M., +, T-CAD Aug 95 986-997 exact two-level

optimum cct. clustering for delay minimization. Rajaraman, R., +, T-CAD Dec 95 1490-1495

PLA minimization, graph-based output phase assignment. Yanbing Xu, +, T-CAD May 95 613-622

VLSI, area minimization for floorplans. Peichen Pan, +, T-CAD Jan 95 123-132

MISFETs; cf. MOSFETs

Mixed analog-digital integrated circuits

CMOS mixed sig. ccts., substr. coupling models based on Voronoi tesselation. Wemple, I.L., +, T-CAD Dec 95 1459-1469

concurrent test of mixed-sig. ccts., analog checkers, absol. and relative tolerances. *Kolarik*, *V.*, +, *T-CAD May 95* 607-612

VLSI voltage depend. capacitance model, mfg. proc. effects on voltage coeffs. Ito, A., T-CAD Sep 95 1093-1097

Modeling; cf. Semiconductor device modeling; Semiconductor process modeling; Simulation

Moment methods

CFH, complex freq. hopping anal. of interconnect networks. *Chiprout*, E., +, T-CAD Feb 95 186-200

Monolithic integrated circuits

uneven fault coverage in ICs, quality reduction. Maxwell, P.C., T-CAD May 95 603-607

Monte Carlo methods

VLSI voltage depend. capacitance model, mfg. proc. effects on voltage coeffs. Ito, A., T-CAD Sep 95 1093-1097

MOS analog integrated circuits

automated cct. correction, qualitat. reasoning, analog IC design automation. Makris, C.A., + , T-CAD Feb 95 239-254

automated cct. generation, analog IC design automation. *Toumazou*, C., + , *T-CAD Feb 95* 218-238

submicron DC MOSFET model, analog cct. simul. Chatterjee, A., +, T-CAD Oct 95 1193-1207

MOS analog integrated circuits; cf. CMOS analog integrated circuits

MOS devices; cf. MOSFETs

MOS digital integrated circuits

macromodel, series-transistor reduction techs. $Jeong-Taek\ Kong,+$, $T-CAD\ Jul\ 95\ 868-881$

MOS digital integrated circuits; cf. CMOS digital integrated circuits

MOSFET circuits; cf. MOS integrated circuits

MOSFET logic devices; cf. CMOSFET logic devices

MOSFETS

3D MOSFET simul., massively parallel computation, splitting-up operator. *Odanaka*, S., +, T-CAD Jul 95 824-832

C∞-continuous small-sig. model for MOS transistor in normal operation, IC simul. Iniguez, B., +, T-CAD Feb 95 163-166

simul., optimum artificial diffusivity, flux dens., discretization. Ting-Wei Tang, +, T-CAD Nov 95 1309-1315

submicron DC MOSFET model, analog cct. simul. Chatterjee, A., +, T-CAD Oct 95 1193-1207

template-based MOSFET device model. Graham, M.G., +, T-CAD Aug 95 924-933

MOSFETs; cf. CMOSFETs

MOS integrated circuits

3D MOSFET simul., massively parallel computation, splitting-up operator. Odanaka, S., +, T-CAD Jul 95 824-832

o-continuous small-sig. model for MOS transistor in normal operation,

IC simul. *Iniguez, B., +, T-CAD Feb 95* 163-166 levelized incomplete LU factorization, large-scale cct. simul. appl. Eickhoff, K.-M., +, T-CAD Jun 95 720-727

relax.-based transient sensitivity computations, MOSFET ccts. Chen-Jung Chen, +, T-CAD Feb 95 173-185

MOS integrated circuits; cf. CMOS integrated circuits; MOS analog integrated circuits; MOS digital integrated circuits

Multichip modules

lossy coupled transm. line trees, time domain response. Sriram, M., +, T-CAD Aug 95 1013-1024

perform.-driven routing tree design, Prim-Dijkstra tradeoffs. Alpert, C.J., + , T-CAD Jul 95 890-896

V4R multilayer MCM/PCB router based on four-via routing. Kei-Yong Khoo, +, T-CAD Oct 95 1277-1290

Multiport circuits

global routing of ICs, crossing distrib. problem. Marek-Sadowska, M., +, T-CAD Apr 95 423-433

Multivalued logic

delay-fault testability of logic ccts. El-Maleh, A.H., +, T-CAD May 95 582-590

optim. by redundancy addit. and removal. Entrena, L.A., +, T-CAD Jul 95 909-916

Multivalued logic circuits

combinat. logic ccts., optim., compatible gates. Damiani, M., +, T-CAD Nov 95 1316-1327

hazard-free multilevel logic synthesis, multiple-input changes, binary decision diags. Lin, B., +, T-CAD Aug 95 974-985

Multivibrators; cf. Flip-flops

Negative resistance devices

quantum electronic devices, device and cct. simul. Mohan, S., +, T-CAD Jun 95 653-662

Negative resistance devices; cf. Tunnel diodes

Networks; cf. Petri nets

Newton's method

nonlin. oscillatory ccts., steady-state output determ., multiple shooting. Parkhurst, J.R., +, T-CAD Jul 95 882-889

Noise; cf. Semiconductor device noise

Nonlinear circuits

oscillatory ccts., steady-state output determ., multiple shooting. Parkhurst, J.R., + , T-CAD Jul 95 882-889

Nonlinear circuits; cf. Nonlinear oscillators

Nonlinear distortion; cf. Harmonic distortion

Nonlinear equations; cf. Newton's method; Polynomials

Nonlinear oscillators

nonlin. oscillatory ccts., steady-state output determ., multiple shooting. Parkhurst, J.R., +, T-CAD Jul 95 882-889

Nonlinear programming

cell-level analog ccts., integer prog. based topol. selection. Maulik, P.C., T-CAD Apr 95 401-412

FPAD, fuzzy nonlin. prog. approach, analog cct. design. Fares, M., +, T-CAD Jul 95 785-793

VLSI cct. performs., worst-case anal. and optim. Dharchoudhury, A., \pm , T-CAD Apr 95 481-492

zero-one prog.-based synthesis, appl.-specific data paths. Geurts, W_{c} , +, T-CAD Jan 95 1-11

N-port circuits; cf. Multiport circuits

Numerical analysis

BPSG insulating film thermal flow, 3D modeling, surface diffusion. Fujinaga, M., +, T-CAD May 95 631-638

Numerical analysis; cf. Convergence of numerical methods; Finite difference methods; Finite element methods; Iterative methods; Moment methods; Monte Carlo methods; Newton's method; Relaxation methods; Sparse matrices

Numerical stability

lin. cct. anal. by Pade approx. via Lanczos proc. Feldmann, P., +, T-CAD May 95 639-649

0

Observability

combinat. ccts., fault coverage estim. by test vector sampling. *Heragu, K.*, +, *T-CAD May 95* 590-596

Operational amplifiers

cell-level analog ccts., integer prog. based topol. selection. *Maulik, P.C.*, +, *T-CAD Apr 95* 401-412

Optimization methods

generalized optimum path search. Tetelbaum, A.Y., T-CAD Dec 95 1586-1590

Optimization methods; cf. Circuit optimization; Genetic algorithms; Gradient methods; Mathematical programming; Minimization methods; Simulated annealing

Oscillators; cf. Nonlinear oscillators; Relaxation oscillators

Oscillator stability

nonlin. oscillatory ccts., steady-state output determ., multiple shooting. Parkhurst, J.R., +, T-CAD Jul 95 882-889

Р

Parallel algorithms

3D MOSFET simul., massively parallel computation, splitting-up operator. *Odanaka*, S., +, T-CAD Jul 95 824-832

explicit method for resoln. of semicond. device eqns. Pleumeekers, J.L., + , T-CAD Apr 95 459-463

Parallel processing

2D cellular automata for parallel logic and fault simul. Yih-Lang Li, +, T-CAD Jun 95 740-749

photolithography, massively parallel EM simul. Wong, A.K., +, T-CAD Oct 95 1231-1240

Parallel processing; cf. Pipeline processing

Parallel programming; cf. Parallel algorithms

Partial differential equations; cf. Laplace equations

Perturbation methods

submicron devices, modeling and simul., transport effects and charact. modes. *Jerome, J.W., +, T-CAD Aug 95* 917-923

Petri nets

asynchronous ccts., state assignment problem for event-based specs. Lavagno, L., +, T-CAD Jan 95 45-60

hazard-free asynchronous ccts. with bounded wire delays, synthesis. Lavagno, L., +, T-CAD Jan 95 61-86

Phase distortion; cf. Delay effects

Photolithography

massively parallel EM simul. program. Wong, A.K., +, T-CAD Oct 95 1231-1240

Pipeline processing

2D cellular automata for parallel logic and fault simul. Yih-Lang Li, \pm , T-CAD Jun 95 740-749

appl. specific instruction sets, synthesis. *Ing-Jer Huang*, + , *T-CAD Jun* 95 663-675

datapath synthesis, problem-space genetic algm. *Dhodhi, M.K.*, +, *T-CAD Aug 95* 934-944

high-level DSP synthesis, concurrent algm. Ching-Yi Wang, +, T-CAD Mar 95 274-295

PLA; cf. Programmable logic arrays

Placement; cf. Layout of integrated circuits

Poles and zeros

lin. cct. anal. by Pade approx. via Lanczos proc. Feldmann, P., +, T-CAD May 95 639-649

Polynomials

BIST for VLSI ccts., test embedding, discrete logarithms. Lempel, M., +, T-CAD May 95 554-566

Printed circuits; cf. Layout of circuit boards

Probabilistic differential equations; cf. Stochastic differential equations Probability

BIST for VLSI ccts., test embedding, discrete logarithms. Lempel, M., T-CAD May 95 554-566

combinat. ccts., fault coverage estim. by test vector sampling. *Heragu*, + , *T-CAD May 95* 590-596

multiple-input signature registers in BIST designs, shrinkage. Savir, T-CAD Nov 95 1379-1387

Nyquist data converters, verif., behavioral simul. Liu, E., +, T-CAD 2, 95 493-502

uneven fault coverage in ICs, quality reduction. Maxwell, P.C., T-C. May 95 603-607

Probability; cf. Monte Carlo methods

Programmable logic arrays

delay minimization, technol. mapping, placement. Chau-Shen Chen, T-CAD Sep 95 1076-1084

gate level emulation systs., local ratio cut, set covering partitioni
Nan-Chi Chou, +, T-CAD Sep 95 1085-1092

minimization, output phase assignment, graph-based approach. Yanb Xu, +, T-CAD May 95 613-622

Programming; cf. Computer aided software engineering; Software sign/development

Q

Quality control

uneven fault coverage in ICs, quality reduction. Maxwell, P.C., T-C. May 95 603-607

Quantization; cf. Analog-digital conversion

Quantum effect semiconductor devices; cf. Quantum well devices Quantum well devices

device and cct. simul. of quantum electronic devices. *Mohan, S., T-CAD Jun 95* 653-662

R

Real time systems

force-directed scheduling in high-throughput DSP systs. Verhae: W.F.J., +, T-CAD Aug 95 945-960

SpecCharts, VHDL front-end for embedded systs. Vahid, F., +, T-C, Jun~95~694-706

Reasoning; cf. Inference mechanisms

Redundancy

concurrent test of mixed-sig. ccts., analog checkers, absol. and relat tolerances. *Kolarik, V.*, +, *T-CAD May 95* 607-612

multilevel logic optim. by redundancy addit. and removal. *Entrena*, *L*, +, *T-CAD Jul* 95 909-916

untestable fault ident. in seq. ccts., combinat. ATPG theorems. Agravi V.D., +, T-CAD Sep 95 1155-1160

Registers; cf. Shift registers

Relaxation methods

MOSFET ccts., relax.-based transient sensitivity computation Chen-Jung Chen, +, T-CAD Feb 95 173-185

Relaxation methods; cf. Simulated annealing

Relaxation oscillators

nonlin. oscillatory ccts., steady-state output determ., multiple shooti Parkhurst, J.R., +, T-CAD Jul 95 882-889

Relaxation oscillators; cf. Flip-flops

Reliability; cf. Fault tolerance; Quality control

Resonant tunneling devices

device and cct. simul. of quantum electronic devices. *Mohan, S., T-CAD Jun 95* 653-662

hysteretic I-V charact. modeling for reson. tunneling diodes. *Ming-H Shieh*, +, *T-CAD Sep 95* 1098-1103

large-sig. DC model, PSPICE, three-state memory cct. Zhixin Yan, T-CAD Feb 95 167-172

Resource management

force-directed scheduling in high-throughput DSP systs. Verhae W.F.J., +, T-CAD Aug 95 945-960 high-level DSP synthesis, concurrent algm. Ching-Yi Wang, +, T-C

Mar 95 274-295

Roots; cf. Poles and zeros Rough surfaces

BPSG insulating film thermal flow, 3D modeling, surface diffusi Fujinaga, M., +, T-CAD May 95 631-638

Routing; cf. Layout of integrated circuits

S

Scheduling

appl. specific instruction sets, synthesis. *Ing-Jer Huang*, + , *T-CAD Jun* 95 663-675

area-efficient testable designs, behavioral synthesis, hardware sharing and partial scan. *Potkonjak, M.*, +, *T-CAD Sep 95* 1141-1154

datapath synthesis, problem-space genetic algm. *Dhodhi, M.K.*, +, *T-CAD Aug 95* 934-944

force-directed scheduling in high-throughput DSP systs. Verhaegh, W.F.J., +, T-CAD Aug 95 945-960

Schottky FETs; cf. MESFETs

Search methods

generalized optimum path search. Tetelbaum, A.Y., T-CAD Dec 95 1586-1590

HYPER-LP, high-level synthesis syst., appl. specific datapath intensive CMOS ccts. Chandrakasan, A.P., +, T-CAD Jan 95 12-31

stack of equal width components, folding tech. for chip archits. Thanvantri, V., +, T-CAD Jun 95 775-780

Search methods; cf. Genetic algorithms

Self-testing

controllable self-checking checkers for conditional concurrent checking. Tarnick, S., T-CAD May 95 547-553

C-testable iter. logic arrays, BIST. *Gala, M.,* +, *T-CAD Nov 95* 1388-1398 current sens., built-in type for static CMOS realizations. *Jien-Chung Lo,* +, *T-CAD Nov 95* 1402-1407

fast signature computation for BIST lin. compactors. *Lambidonis*, D., +, *T-CAD Aug* 95 1037-1044

multiple-input signature registers in BIST designs, shrinkage. Savir, J., T-CAD Nov 95 1379-1387

pseudo-exhaustive built-in TPG for seq. ccts. Kagaris, D., +, T-CAD Sep 95 1160-1171

pseudo-exhaustive testing, VLSI ccts., cct. partitioning and test generation method. Wen-Ben Jone, +, T-CAD Mar 95 374-384

seq. ccts., test efficiency anal. of random self-test. *Pilarski*, *S., T-CAD Aug* 95 1044-1045

VLSI ccts., test embedding, discrete logarithms. Lempel, M., +, T-CAD May 95 554-566

Semiconductor device fabrication; cf. Integrated circuit fabrication; Lithography

Semiconductor device modeling

3D MOSFET simul., massively parallel computation, splitting-up operator. Odanaka, S., +, T-CAD Jul 95 824-832

 C_{∞} -continuous small-sig. model for MOS transistor in normal operation, IC simul. *Iniguez, B., + , T-CAD Feb 95* 163-166

explicit method for resoln. of semicond. device eqns. *Pleumeekers, J.L.*, +, *T-CAD Apr 95* 459-463

hydrodyn, semicond, eqns., Taylor-Galerkin FEA. Bova, S., +, T-CAD Dec 95 1437-1444

hysteretic I-V charact, modeling for reson, tunneling diodes. *Ming-Huei Shieh*, +, *T-CAD Sep 95* 1098-1103

magnetotransistors, mag. field sensit. modelling, HSPICE. Salim, A., \pm , T-CAD Apr 95 464-469

MOSFET device simul., optimum artificial diffusivity, flux dens. discretization. *Ting-Wei Tang*, +, *T-CAD Nov 95* 1309-1315

quantum electronic devices, device and cct. simul. *Mohan, S.,* +, *T-CAD Jun 95* 653-662

RTD large-sig. DC model suitable for PSPICE. Zhixin Yan, +, T-CAD Feb 95 167-172

Si devices, thermal noise in math. models of quasi-homogen. regions. Mamontov, Y.V., +, T-CAD Jul 95 815-823

SiGe heterojunction devices, finite element anal. *Krishna*, *G.H.R.*, +, *T-CAD Jul 95* 803-814

submicron DC MOSFET model, analog cct. simul. Chatterjee, A., +, T-CAD Oct 95 1193-1207

submicron devices, modeling and simul., transport effects and charact. modes. *Jerome, J.W., +, T-CAD Aug 95* 917-923

template-based MOSFET device model. Graham, M.G., + , T-CAD Aug 95 924-933

TRASIM, 2D transient simulator for planar semicond. devices. *Obrecht, M.S.*, +, *T-CAD Apr 95* 447-458

Semiconductor device modeling; cf. Integrated circuit modeling

Semiconductor device noise

Si devices, thermal noise in math. models of quasi-homogen. regions. Mamontov, Y.V., +, T-CAD Jul 95 815-823 Semiconductor device noise; cf. Integrated circuit noise

Semiconductor device reliability; cf. Integrated circuit reliability

Semiconductor devices; cf. Semiconductor diodes

Semiconductor device testing; cf. Integrated circuit testing

Semiconductor device thermal factors

SiGe heterojunction devices, finite element anal. Krishna, G.H.R., +, T-CAD Jul 95 803-814

Semiconductor diodes

SiGe heterojunction devices, finite element anal. Krishna, G.H.R., \pm , $T\text{-}CAD\ Jul\ 95\ 803\text{-}814$

submicron devices, modeling and simul., transport effects and charact. modes. *Jerome*, *J.W.*, +, *T-CAD Aug 95* 917-923

Semiconductor diodes; cf. Tunnel diodes

Semiconductor diode switches

hysteretic I-V charact. modeling for reson. tunneling diodes. *Ming-Huei Shieh*, +, *T-CAD Sep 95* 1098-1103

Semiconductor materials

SiGe heterojunction devices, finite element anal. Krishna, G.H.R., +, T-CAD Jul 95 803-814

Semiconductor memory circuits

RTD large-sig. DC model suitable for PSPICE. Zhixin Yan, +, T-CAD Feb 95 167-172

Semiconductor noise; cf. Semiconductor device noise

Semiconductor process modeling

BPSG insulating film thermal flow, 3D modeling, surface diffusion. Fujinaga, M., +, T-CAD May 95 631-638

cellular based topography simul., algms. and models. Strasser, E., + , $T\text{-}CAD\ Sep\ 95\ 1104\text{-}1114$

IC proc. simul., grid adaption. Law, M.E., T-CAD Oct 95 1223-1230 photolithography, massively parallel EM simul. Wong, A.K., +, T-CAD Oct 95 1231-1240

TCAD syst., VISTA user interface and task level. *Halama, S.,* + , *T-CAD Oct 95* 1208-1222

Semiconductor switches; cf. Semiconductor diode switches

Sensitivity

magnetotransistors, mag. field sensit. modelling, HSPICE. Salim, A., \pm , T-CAD Apr 95 464-469

MOSFET ccts., relax.-based transient sensitivity computations. Chen-Jung Chen, +, T-CAD Feb 95 173-185

Sensors; cf. Detectors

Sequences; cf. Binary sequences

Sequential logic circuit fault diagnosis

2D cellular automata for parallel logic and fault simul. Yih-Lang Li, +, T-CAD Jun 95 740-749

full/partial scan, test appl. time reduction, seq. ccts. Soo Young Lee, \pm , T-CAD Sep 95 1128-1140

multicycle false paths in perform. optim. of seq. logic ccts. Ashar, P., \pm , $T\text{-}CAD\ Sep\ 95\ 1067\text{-}1075$

untestable fault ident. in seq. ccts., combinat. ATPG theorems. Agrawal, V.D., +, T-CAD Sep 95 1155-1160

Sequential logic circuit fault diagnosis; cf. Sequential logic circuit testing Sequential logic circuits

IC layouts comparison with HDL models, formal verif. tech. Kam, T., +, T-CAD Apr 95 503-509

multilevel logic optim. by redundancy addit. and removal. *Entrena, L.A.*, +, *T-CAD Jul 95* 909-916

std.-cell VLSI cct. design, timing/area optim. Weitong Chuang, + , T-CAD Mar 95 308-320

VLSI bipolar cct. simul. techs. based on waveform relax. Wen Fang, +, T-CAD Apr 95 510-518

Sequential logic circuit testing

area-efficient testable designs, behavioral synthesis, hardware sharing and partial scan. *Potkonjak*, M., +, T-CAD Sep 95 1141-1154

fn. embedding algms., interconnected finite state machines. *Kanjilal, S.,* +, *T-CAD Sep 95* 1115-1127

large ccts., testable design, partition and resynthesis. *Kanjilal*, *S.*, +, *T-CAD Oct* 95 1268-1276

path-delay-fault testable nonscan seq. ccts. *Wuudiann Ke*, + , *T-CAD May* 95 576-582

pseudo-exhaustive built-in TPG for seq. ccts. Kagaris, D., +, T-CAD Sep 95 1160-1171

random self-test, test efficiency anal. *Pilarski, S., T-CAD Aug 95* 1044-1045 reducing test appl. time, full scan ccts. *Pradhan, D.K.,* +, *T-CAD Dec 95*

1577-1586 synthesis for testability techs. *Keutzer*, K., +, T-CAD Dec 95 1569-1577

Set theory; cf. Fuzzy sets Shift registers

BIST for VLSI ccts., test embedding, discrete logarithms. *Lempel*, M., +, *T-CAD May* 95 554-566

pseudo-exhaustive testing, VLSI ccts., cct. partitioning and test generation method. Wen-Ben Jone, +, T-CAD Mar 95 374-384

Signal analysis; cf. Spectral analysis

Signal flow graphs

asynchronous cct. synthesis, Boolean satisfiability. Jun Gu, +, T-CAD Aug 95 961-973

clustering of ccts., stochastic flow injection method. Ching-Wei Yeh, +, T-CAD Feb 95 154-162

CMOS transistor sig. flow direction assignment, integrated syst. Lee, K.-J., + , T-CAD Dec 95 1445-1458

symbolic anal. of SC filtering networks, sig. flow graphs. Fino, M.H., +, T-CAD Jul 95 858-867

two-way partitioning, optim. by iter. improvement, expt. eval. Ching-Wei Yeh, +, T-CAD Feb 95 145-153

Signal processing

quadratic zero-one prog.-based synthesis of appl.-specific data paths. Geurts, W., +, T-CAD Jan 95 1-11

Signal processing; cf. Encoding; Estimation

Signal sampling/reconstruction; cf. Analog-digital conversion; Digital-analog conversion

Silicon materials/devices

Si devices, thermal noise in math. models of quasi-homogen. regions. Mamontov, Y.V., +, T-CAD Jul 95 815-823

Simulated annealing

appl. specific instruction sets, synthesis. *Ing-Jer Huang*, + , *T-CAD Jun* 95 663-675

ASIC row-based cell placement method utilizing cct. structural props. Yu-Wen Tsay, +, T-CAD Mar 95 393-397

row-based placement, simulated annealing, hierarchical algm., MCNC benchmark ccts. Wern-Jieh Sun, +, T-CAD Mar 95 349-359

two-way partitioning, optim. by iter. improvement, expt. eval. Ching-Wei Yeh, +, T-CAD Feb 95 145-153

Simulation

explicit method for resoln. of semicond. device eqns. Pleumeekers, J.L., + , T-CAD Apr 95 459-463

interconnect capacits. of ICs, automatic model generation. Choudhury, U., + , T-CAD Apr 95 470-480

magnetotransistors, mag. field sensit. modelling, HSPICE. Salim, A., +, T-CAD Apr 95 464-469

TRASIM, 2D transient simulator for planar semicond. devices. Obrecht, M.S., +, T-CAD Apr 95 447-458

Simulation; cf. Circuit simulation

Software; cf. Automatic test software; Design automation software

Software design/development

for unified framework prototyping of syst.-level hardware/software. Srivastava, M., +, T-CAD Jun 95 676-693

Software engineering; cf. Computer aided software engineering; Software design/development

Sparse matrices

3D MOSFET simul., massively parallel computation, splitting-up operator. *Odanaka*, S., +, T-CAD Jul 95 824-832

levelized incomplete LU factorization, large-scale cct. simul. appl. Eickhoff, K.-M., +, T-CAD Jun 95 720-727

Special issues/sections

12th IEEE VLSI Test Symposium, selected papers (special issue). T-CAD May 95 529-612

Spectral analysis

logic cct. design, spectral coeffs. Thornton, M.A., +, T-CAD Nov 95 1328-1341

SPICE

 C_{∞} -continuous small-sig. model for MOS transistor in normal operation,

IC simul. *Iniguez*, B., +, T-CAD Feb 95 163-166 dc operating point anal., unstable operating points, IC design. *Green*, M.M., +, T-CAD Mar 95 360-370

hysteretic I-V charact. modeling for reson. tunneling diodes. Ming-Huei Shieh, +, T-CAD Sep 95 1098-1103

magnetotransistors, mag. field sensit. modelling, HSPICE. Salim, A., +, T-CAD Apr 95 464-469

non-tree routing topologies for VLSI layout. McCoy, B.A., +, T-CAD Jun

95 780-784 Nyquist data converters, verif., behavioral simul. Liu, E., +, T-CAD Apr

95 493-502 quantum electronic devices, device and cct. simul. Mohan, S., +, T-CAD Jun 95 653-662

RTD large-sig. DC model suitable for PSPICE. Zhixin Yan, +, T-CAD Feb 95 167-172

Stability; cf. Circuit stability; Numerical stability

Statistics

combinat. ccts., fault coverage estim. by test vector sampling. Heragu, K., + , T-CAD May 95 590-596

STYLE, stat. IC design based on perform. macromodeling. Chen, J., +, T-CAD Jul 95 794-802

Stochastic differential equations

Si devices, thermal noise in math. models of quasi-homogen. reg Mamontov, Y.V., +, T-CAD Jul 95 815-823

Surfaces; cf. Rough surfaces

Switched capacitor filters

symbolic anal. of SC filtering networks, sig. flow graphs. Fino, M.H. T-CAD Jul 95 858-867

Switching circuits

act. timing multilevel fault-simul., switch-level accuracy. Meyer, W. T-CAD Oct 95 1241-1256

Switching functions; cf. Logic functions

Switching transients

CMOS mixed sig. ccts., substr. coupling models based on Vorutesselation. Wemple, I.L., +, T-CAD Dec 95 1459-1469

T

Tessellation automata; cf. Cellular automata

Testing; cf. Automatic testing; Logic circuit testing

Thermal factors; cf. Semiconductor device thermal factors

Time delay; cf. Delay effects

Time difference of arrival estimation; cf. Delay estimation

Time domain analysis

CFH, complex freq. hopping anal. of interconnect networks. Chiprous +, T-CAD Feb 95 186-200

MCM lossy coupled transm. line trees, time domain response, effic approx. Sriram, M., +, T-CAD Aug 95 1013-1024

nonlin. oscillatory ccts., steady-state output determ., multiple shoop Parkhurst, J.R., +, T-CAD Jul 95 882-889

Time domain analysis; cf. FDTD methods

Time measurement; cf. Clocks

Time of arrival estimation; cf. Delay estimation

Timing

act. timimg multilevel fault-simul., switch-level accuracy. Meyer, W. T-CAD Oct 95 1241-1256

combinat. logic cct. delay, functional timing anal., ATPG. Ashar, P. T-CAD Aug 95 1025-1030

cyclic combinat. ccts., test generation. Raghunathan, A., +, T-CAD 95 1408-1414

delay-insensitive cct. behavior, realizability and synthesis. Leung, A + , T-CAD Jul 95 833-848

digital MOS macromodel accuracy improvement, series trans-reduction. Jeong-Taek Kong, +, T-CAD Jul 95 868-881

GaAs DCFL ccts., timing macromodels. Kayssi, A.I., +, T-CAD Ma 384-393

max.-rate single-phase closed pipeline clocking including v pipelining/stoppability/startability. Chang, C.-H., +, T-CAD Dec 1526-1545

pseudo-exhaustive built-in TPG for seq. ccts. Kagaris, D., +, T-CAD 95 1160-1171

std.-cell VLSI cct. design, timing/area optim. Weitong Chuang, +, T-0 Mar 95 308-320

symbolic anal. of SC filtering networks, sig. flow graphs. *Fino, M.H. T-CAD Jul 95* 858-867

VLSI timing optim. by gate resizing and crit. path ident. Chen-Liang Fi + , T-CAD Feb 95 201-217

Topology; cf. Circuit topology

Transducers; cf. Magnetic transducers

Transfer functions

CFH, complex freq. hopping anal. of interconnect networks. Chiprout + , T-CAD Feb 95 186-200

lin. cct. anal. by Pade approx. via Lanczos proc. Feldmann, P., +, T-C May 95 639-649

symbolic anal. of SC filtering networks, sig. flow graphs. Fino, M.H. T-CAD Jul 95 858-867

Transforms; cf. Laplace transforms

Transient analysis

TRASIM, 2D transient simulator for planar semicond. devices. Obre M.S., +, T-CAD Apr 95 447-458

Transient analysis; cf. Circuit transient analysis

Transistors; cf. Bipolar transistors; Magnetic transducers

Transmission lines; cf. Coupled transmission lines

Trees (graphs)

MCM lossy coupled transm. line trees, time domain response, effic approx. Sriram, M., +, T-CAD Aug 95 1013-1024

near-optimal crit. sink routing tree constr. Boese, K.D., +, T-CAD De 1417-1436

perform.-driven routing tree design, Prim-Dijkstra tradeoffs. Alpert, , T-CAD Jul 95 890-896

TRACER-fpga, router for RAM-based FPGAs. Ching-Dong Chen, T-CAD Mar 95 371-374

VLSI, optimal wiresizing under Elmore delay model. Gong, J.J., +, T-CAD Mar 95 321-336

unnel diodes

hysteretic I-V charact. modeling for reson. tunneling diodes. Ming-Huei Shieh, +, T-CAD Sep 95 1098-1103

U

Itra-large-scale integration

BPSG insulating film thermal flow, 3D modeling, surface diffusion. Fujinaga, M., +, T-CAD May 95 631-638

ncertainty; cf. Fuzzy sets

ser interfaces

TCAD syst., VISTA user interface and task level. Halama, S., +, T-CAD Oct 95 1208-1222

V

ery-large-scale integration

12th IEEE VLSI Test Symposium, selected papers (special issue). T-CAD May 95 529-612

3D MOSFET simul., massively parallel computation, splitting-up operator. *Odanaka*, S., + , T-CAD Jul 95 824-832

bipolar ccts., robust simul. techs. based on waveform relax. Wen Fang, +, T-CAD Apr 95 510-518

BIST for VLSI ccts., test embedding, discrete logarithms. Lempel, M., +, T-CAD May 95 554-566

channel pin assignment algms., perform. driven. Her, T.W., +, T-CAD Jul

95 849-857 channel routing hierarchical pin permutation, preprocessor. Chen, C.Y.R.,

+ , T-CAD Jul 95 896-903 CMOS VLSI digital ccts., delay optim., transistor reordering. Carlson,

B.S., +, T-CAD Oct 95 1183-1192 CMOS VLSI digital ccts., power/ground buses, pattern independent max. current estim. *Kriplani*, H., +, T-CAD Aug 95 998-1012

C-testable iter. logic arrays, BIST. Gala, M., +, T-CAD Nov 95 1388-1398 datapath synthesis, problem-space genetic algm. Dhodhi, M.K., +, T-CAD Aug 95 934-944

delay-insensitive cct. behavior, realizability and synthesis. *Leung, S.C.*, + , *T-CAD Jul 95* 833-848

digital MOS macromodel accuracy improvement, series transistor reduction. Jeong-Taek Kong, +, T-CAD Jul 95 868-881

floorplanning, area minimization problem. Peichen Pan, +, T-CAD Jan 95 123-132

hierarchical VLSI designs, squashing. Kaser, O., T-CAD Nov 95 1398-1402

layout design, net assignment problem, routing constraint. Ting-Chi Wang, + . T-CAD Feb 95 265-269

levelized incomplete LU factorization, large-scale cct. simul. appl. Eickhoff, K.-M., +, T-CAD Jun 95 720-727

multiway partitioning, geometric embeddings, orderings, dyn. prog. Alpert, C.J., +, T-CAD Nov 95 1342-1358

near-optimal crit. sink routing tree constr. Boese, K.D., +, T-CAD Dec 95 1417-1436

non-tree routing topologies for VLSI layout. McCoy, B.A., +, T-CAD Jun 95 780-784

optimal wiresizing, Elmore delay model. Gong, J.J., +, T-CAD Mar 95

over-the-cell channel routing and pin assignment. Her, T.W., +, T-CAD Jun 95 766-772

perform.-driven routing tree design, Prim-Dijkstra tradeoffs. Alpert, C.J., + , T-CAD Jul 95 890-896

pseudo-exhaustive testing, VLSI ccts., cct. partitioning and test generation method. Wen-Ben Jone, +, T-CAD Mar 95 374-384

RC parasitics modeling, network reduction algm. Niewczas, M., +, T-CAD Feb 95 137-144

replication cut for two-way partitioning in VLSI cct. layout. Lung-Tien Liu, +, T-CAD May 95 623-630

segmented channel routing problem, complexity. Wing Ning Li, T-CAD Apr 95 518-523

single scan chain in VLSI designs, reconfig. techs. Narayanan, S., +, T-CAD Jun 95 750-765

std. cells, pin permutation algm. for improving over-the-cell channel routing. Chen, C.Y.R., +, T-CAD Aug 95 1030-1037

std.-cell VLSI cct. design, timing/area optim. Weitong Chuang, +, T-CAD Mar 95 308-320

symbolic trajectory eval. and BDDs, theorem prover, VLSI design. Hazelhurst, S., +, T-CAD Apr 95 413-422

timing optim., gate resizing, crit. path ident. Chen-Liang Fang, +, T-CAD Feb 95 201-217

voltage depend. capacitance model, mfg. proc. variabilities, voltage coeffs. Ito, A., T-CAD Sep 95 1093-1097 worst-case anal. and optim. of VLSI cct. performs. Dharchoudhury, A., +,

T-CAD Apr 95 481-492

VLSI Test Symposium, 12th (1994) IEEE

selected papers (special issue). T-CAD May 95 529-612

W

Wiring

cross point assignment, global rerouting for general-archit. designs. Wen-Chung Kao, +, T-CAD Mar 95 337-348 VLSI, optimal wiresizing under Elmore delay model. Gong, J.J., +,

T-CAD Mar 95 321-336

Y

Yield estimation

uneven fault coverage in ICs, quality reduction. Maxwell, P.C., T-CAD May 95 603-607

Yield optimization

parametric yield optim., linearized perform. penalty method. Krishna, K., , T-CAD Dec 95 1557-1568

STYLE, stat. IC design based on perform. macromodeling. Chen, J., +, T-CAD Jul 95 794-802

Zeros; cf. Poles and zeros

FIRST ANNOUNCEMENT AND CALL FOR PAPERS

Sponsored by the ACM SIGDA, the IEEE Solid-State Circuits Council, and the IEEE Circuits and Systems Society

1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN

Monterey Convention Center Doubletree Hotel, Monterey, CA August 12 - 14, 1996

The International Symposium on Low Power Electronics and Design provides a forum for the presentation of advances in low power systems and components. All aspects of designing a low power product, from fabrication technology and circuits to systems and software, are within the scope of the Symposium. Topics of interest include, but are not limited to:

Technology and Devices

- Technology and processing
- Batteries
- Displays
- Device design

Software and Systems

- Compilers & embedded systems
- Logic and module design
- Microprocessor design
- Power management and design

Digital Electronics

- Digital circuits
- Memories
- Micro-architecture
- Energy Recovery circuits

Synthesis and Design

- Behavioral & system level design aids
- Logic synthesis and physical design
- Digital circuit design
- Interconnect and package design

Analog/Mixed-Signal Electronics

- Analog/mixed signal circuits
- RF techniques
- Wireless systems
- Efficient DC-DC conversion

Simulation and Estimation

- Algorithmic and architectural level
- Circuit and gate level
- Hierarchical simulation
- Power analysis and verification

This Symposium is the result of a merger between the Symposium on Low Power Electronics and the International Symposium on Low Power Design. Like its predecessors, the merged symposium will contain a mix of invited talks and contributed papers. However, the Symposium will consist of two parallel tracks: one focusing on systems and CAD, the other focusing on circuits and technology. All invited talks will be plenary and thus can be heard by all attendees. Contributed papers should report on significant advances in the field, and make clear what new ideas and results are being described. Reduction to hardware or practical application is desirable but not necessary.

SUBMISSION OF PAPERS

In general, submitted papers must describe original work which will not be announced or published elsewhere prior to the Symposium. However, overview/review papers of appropriate topics in low power electronics and design will also be considered. Submissions may range in length from abstracts of 500-750 words with supporting figures to full length papers of up to 5000 words. Submissions longer than 1000 words should include a 100-150 word abstract summarizing what is new and important in the paper. Submissions must include information on the contact person for the paper: name, full address (including street address for express delivery), telephone number, fax number, e-mail address. Authors must indicate in which of the six topic areas listed above the paper should be considered, and should submit 15 copies of the paper. DEADLINE FOR RECEIPT OF SUBMISSIONS IS MARCH 1, 1996. Authors of accepted papers will be notified by April 26. Accepted papers will be published in the Symposium Digest; final versions of the papers, up to 6 pages of camera-ready copy, will be due Friday, May 31, 1996. Authors of accepted papers must sign a copyright release form.

Proposals for panels are requested in all areas of low power design. Proposals must describe the topic, provide a list of participants with addresses and phone numbers, including moderator and contact. Proposals should be submitted to either of the Program Co-chairs by February 16, 1996.

All papers should be submitted to Massoud Pedram, Technical Program Co-Chair.

General Co-Chairs

Jan Rabaey EECS Dept., Cory Hall Univ. of California Berkeley, CA 94720 TEL: (510) 643-8206

FAX: (510) 642-2739 jan@eecs.berkeley.edu

Mark Horowitz Stanford University CIS Room 203

Stanford, CA 94305-4070 TEL: (415) 725-3707 FAX: (415) 725-6949

horowitz@ee.stanford.edu

Technical Program Co-Chairs

Massoud Pedram

Univ. of Southern California Dept. of EE - Systems Los Angeles, CA 90089-2562

TEL: (213) 740-4458 FAX: (213) 740-9803

massoud@zugros.usc.edu

(Express mail: 3740 McClintock Ave.)

Brock Barton Texas Instruments P.O. Box 655474, Dallas, TX 75243 TEL: (214) 995-7097 FAX: (214) 995-6194 barton@hc.ti.com

INFORMATION AND REGISTRATION

Information on Symposium registration and hotel reservations will be included in the Advance Program. For further information on the Symposium or to be put on the mailing list, please contact one of the General Co-Chairs or:

> Colleen Matteis 553 Monroe St. TEL: (408) 296-6883

sigda@nextwave.com

Santa Clara, CA 95050 FAX: (408) 985-8274

Symposium information can also be found on the ISLPED web page: http://ballade.cs.ucla.edu/islped96